| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | Added AST_INITIAL (before verilog "initial" was mapped to AST_ALWAYS) | Clifford Wolf | 2013-03-31 | 1 | -1/+3 | |
| | | ||||||
| * | Fixed handling of unconditional generate blocks | Clifford Wolf | 2013-03-26 | 1 | -0/+1 | |
| | | ||||||
| * | Added nosync attribute and some async reset related fixes | Clifford Wolf | 2013-03-25 | 1 | -3/+5 | |
| | | ||||||
| * | Moved stand-alone libs to libs/ directory and added libs/subcircuit | Clifford Wolf | 2013-02-27 | 1 | -1/+1 | |
| | | ||||||
| * | initial import | Clifford Wolf | 2013-01-05 | 1 | -0/+1054 | |
 |
index : iCE40/yosys | |
| clone of https://github.com/YosysHQ/yosys |
| aboutsummaryrefslogtreecommitdiffstats |