iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
...
*	Added const folding support for $signed and $unsigned	Clifford Wolf	2013-12-05	1	-0/+7
*	Fixed generate-for (and disabled double warning for auto-wire)	Clifford Wolf	2013-12-04	1	-1/+5
*	Added support for $clog2 system function	Clifford Wolf	2013-12-04	1	-4/+20
*	Various improvements in support for generate statements	Clifford Wolf	2013-12-04	1	-2/+78
*	Added support for local regs in named blocks	Clifford Wolf	2013-12-04	1	-0/+21
*	Early wire/reg/parameter width calculation in ast/simplify	Clifford Wolf	2013-11-24	1	-0/+5
*	Fixed async proc detection in mem2reg	Clifford Wolf	2013-11-21	1	-5/+9
*	Major improvements in mem2reg and added "init" sync rules	Clifford Wolf	2013-11-21	1	-82/+198
*	Another name resolution bugfix for generate blocks	Clifford Wolf	2013-11-20	1	-4/+13
*	Do not allow memory bit select on the left side of an assignment	Clifford Wolf	2013-11-20	1	-1/+1
*	Fixed name resolution of local tasks and functions in generate block	Clifford Wolf	2013-11-20	1	-2/+16
*	Implemented part/bit select on memory read	Clifford Wolf	2013-11-20	1	-2/+51
*	Fixed two bugs in mem2reg functionality in AST frontend	Clifford Wolf	2013-11-18	1	-4/+8
*	Fixed mem2reg for reg usage outside always block	Clifford Wolf	2013-11-18	1	-1/+1
*	Fixed handling of different signedness in power operands	Clifford Wolf	2013-11-08	1	-1/+1
*	Implemented const folding of ternary op with undef select	Clifford Wolf	2013-11-08	1	-0/+8
*	Fixed handling of power operator	Clifford Wolf	2013-11-07	1	-2/+2
*	Fixed more extend vs. extend_u0 issues	Clifford Wolf	2013-11-07	1	-1/+1
*	Disabled const folding of ternary op when select is undef	Clifford Wolf	2013-11-07	1	-2/+14
*	Fixed sign handling in constants	Clifford Wolf	2013-11-07	1	-0/+1
*	Fixed const folding in corner cases with parameters	Clifford Wolf	2013-11-07	1	-10/+20
*	Fixed at_zero evaluation of dynamic ranges	Clifford Wolf	2013-11-07	1	-7/+2
*	Various fixes for correct parameter support	Clifford Wolf	2013-11-07	1	-0/+25
*	Another fix for early width and sign detection in ast simplifier	Clifford Wolf	2013-11-04	1	-2/+3
*	Fixed const folding of ternary operator	Clifford Wolf	2013-11-04	1	-4/+5
*	Use proper bit width ans sign extension for const folding	Clifford Wolf	2013-11-04	1	-17/+18
*	Fixes for early width and sign detection in ast simplifier	Clifford Wolf	2013-11-04	1	-1/+2
*	further improved early width and sign detection in ast simplifier	Clifford Wolf	2013-11-04	1	-9/+112
*	Behavior should be identical now to rev. 0b4a64ac6adbd6 (next: testing before...	Clifford Wolf	2013-11-02	1	-2/+4
*	Various ast changes for early expression width detection (prep for constfold ...	Clifford Wolf	2013-11-02	1	-13/+38
*	Fixed handling of boolean attributes (frontends)	Clifford Wolf	2013-10-24	1	-8/+8
*	Added support for notif0/notif1 primitives	Johann Glaser	2013-08-20	1	-3/+7
*	Added support for bufif0/bufif1 primitives	Clifford Wolf	2013-08-19	1	-32/+58
*	Improved ast dumping (ast/verilog frontend)	Clifford Wolf	2013-08-19	1	-1/+1
*	Added defparam support to Verilog/AST frontend	Clifford Wolf	2013-07-04	1	-2/+18
*	Fixes and improvements in AST const folding	Clifford Wolf	2013-06-10	1	-0/+10
*	Enabled AST/Verilog front-end optimizations per default	Clifford Wolf	2013-06-10	1	-1/+1
*	Merge branch 'bugfix'	Clifford Wolf	2013-05-16	1	-2/+0
\|\
\| *	Fixed synthesis of functions in latched blocks	Clifford Wolf	2013-05-16	1	-2/+0
* \|	Added AST_INITIAL (before verilog "initial" was mapped to AST_ALWAYS)	Clifford Wolf	2013-03-31	1	-1/+1
* \|	Improvements and bugfixes for generate blocks with local signals	Clifford Wolf	2013-03-26	1	-3/+1
* \|	Fixed handling of unconditional generate blocks	Clifford Wolf	2013-03-26	1	-1/+18
\|/
*	Added nosync attribute and some async reset related fixes	Clifford Wolf	2013-03-25	1	-30/+10
*	Added mem2reg option to verilog frontend	Clifford Wolf	2013-03-24	1	-4/+7
*	Another fix in mem2reg ast simplify logic	Clifford Wolf	2013-03-24	1	-1/+3
*	Improved mem2reg handling in ast simplifier	Clifford Wolf	2013-03-24	1	-4/+34
*	Tiny fixes to verilog parser	Clifford Wolf	2013-03-23	1	-0/+3
*	Moved stand-alone libs to libs/ directory and added libs/subcircuit	Clifford Wolf	2013-02-27	1	-1/+1
*	Added support for verilog genblock[index].member syntax	Clifford Wolf	2013-02-26	1	-1/+15
*	initial import	Clifford Wolf	2013-01-05	1	-0/+1081