index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
frontends
/
verilog
Commit message (
Expand
)
Author
Age
Files
Lines
*
Small corrections to const2ast warning messages
Clifford Wolf
2015-08-17
1
-2
/
+2
*
Check base-n literals only contain valid digits
Florian Zeitz
2015-08-17
1
-0
/
+3
*
Warn on literals exceeding the specified bit width
Florian Zeitz
2015-08-17
1
-34
/
+39
*
Another block of spelling fixes
Larry Doolittle
2015-08-14
2
-3
/
+3
*
Re-created command-reference-manual.tex, copied some doc fixes to online help
Clifford Wolf
2015-08-14
1
-6
/
+6
*
Spell check (by Larry Doolittle)
Clifford Wolf
2015-08-14
1
-1
/
+1
*
Adjust makefiles to work with out-of-tree builds
Clifford Wolf
2015-08-12
3
-4
/
+6
*
Fixed handling of [a-fxz?] in decimal constants
Clifford Wolf
2015-08-11
1
-2
/
+7
*
Add -noautowire option to verilog frontend
Marcus Comstedt
2015-08-01
1
-1
/
+8
*
Fixed trailing whitespaces
Clifford Wolf
2015-07-02
6
-16
/
+16
*
Verilog front-end: define `BLACKBOX in -lib mode
Clifford Wolf
2015-04-19
1
-1
/
+2
*
Ignore celldefine directive in verilog front-end
Clifford Wolf
2015-03-25
1
-0
/
+3
*
Added non-std verilog assume() statement
Clifford Wolf
2015-02-26
4
-5
/
+25
*
Parser support for complex delay expressions
Clifford Wolf
2015-02-20
1
-7
/
+20
*
YosysJS stuff
Clifford Wolf
2015-02-19
1
-0
/
+1
*
Added "read_verilog -nomeminit" and "nomeminit" attribute
Clifford Wolf
2015-02-14
1
-1
/
+15
*
Fixed handling of "//" in filenames in verilog pre-processor
Clifford Wolf
2015-02-14
2
-1
/
+5
*
Improved read_verilog support for empty behavioral statements
Clifford Wolf
2015-02-10
1
-6
/
+2
*
Ignoring more system task and functions
Clifford Wolf
2015-01-15
1
-1
/
+1
*
Enable bison to be customized
Fabio Utzig
2015-01-08
1
-1
/
+1
*
Define YOSYS and SYNTHESIS in preproc
Clifford Wolf
2015-01-02
1
-1
/
+2
*
Improved some warning messages
Clifford Wolf
2014-12-27
1
-6
/
+18
*
Fixed supply0/supply1 with many wires
Clifford Wolf
2014-12-11
1
-3
/
+15
*
Fixed minor bug in parsing delays
Clifford Wolf
2014-11-24
1
-1
/
+4
*
Fixed two minor bugs in constant parsing
Clifford Wolf
2014-11-24
2
-3
/
+7
*
Added warning for use of 'z' constants in HDL
Clifford Wolf
2014-11-14
3
-6
/
+14
*
Fixed parsing of nested verilog concatenation and replicate
Clifford Wolf
2014-11-12
1
-1
/
+1
*
Added log_warning() API
Clifford Wolf
2014-11-09
1
-6
/
+6
*
Fixed parsing of "module mymod #( parameter foo = 1, bar = 2 ..."
Clifford Wolf
2014-10-30
1
-4
/
+5
*
Added support for task and function args in parentheses
Clifford Wolf
2014-10-27
1
-6
/
+45
*
Re-introduced Yosys::readsome() helper function
Clifford Wolf
2014-10-23
2
-10
/
+4
*
Print "SystemVerilog" in "read_verilog -sv" log messages
Clifford Wolf
2014-10-16
1
-1
/
+1
*
Updated .gitignore file for ilang and verilog frontends
Clifford Wolf
2014-10-15
1
-4
/
+4
*
Replaced readsome() with read() and gcount()
Clifford Wolf
2014-10-15
1
-3
/
+5
*
Updated lexers & parsers to include prefixes
William Speirs
2014-10-15
3
-14
/
+18
*
Fixed win32 troubles with f.readsome()
Clifford Wolf
2014-10-11
2
-2
/
+2
*
Added format __attribute__ to stringf()
Clifford Wolf
2014-10-10
1
-1
/
+1
*
Renamed SIZE() to GetSize() because of name collision on Win32
Clifford Wolf
2014-10-10
1
-1
/
+1
*
namespace Yosys
Clifford Wolf
2014-09-27
1
-16
/
+16
*
Removed compatbility.{h,cc}: Not using open_memstream/fmemopen anymore
Clifford Wolf
2014-08-23
1
-4
/
+1
*
Changed frontend-api from FILE to std::istream
Clifford Wolf
2014-08-23
5
-22
/
+30
*
Added support for non-standard <plugin>:<c_name> DPI syntax
Clifford Wolf
2014-08-22
1
-0
/
+12
*
Added support for DPI function with different names in C and Verilog
Clifford Wolf
2014-08-21
2
-5
/
+16
*
Added Verilog/AST support for DPI functions (dpi_call() still unimplemented)
Clifford Wolf
2014-08-21
2
-1
/
+54
*
Added support for global tasks and functions
Clifford Wolf
2014-08-21
2
-15
/
+23
*
Added "via_celltype" attribute on task/func
Clifford Wolf
2014-08-18
1
-12
/
+14
*
Fixed line numbers when using here-doc macros
Clifford Wolf
2014-08-14
1
-4
/
+9
*
Added support for non-standard """ macro bodies
Clifford Wolf
2014-08-13
1
-1
/
+12
*
Also allow "module foobar(input foo, output bar, ...);" syntax
Clifford Wolf
2014-08-07
1
-3
/
+5
*
Added AST_MULTIRANGE (arrays with more than 1 dimension)
Clifford Wolf
2014-08-06
1
-4
/
+18
[next]