aboutsummaryrefslogtreecommitdiffstats
path: root/frontends
Commit message (Collapse)AuthorAgeFilesLines
* Add and use SigSpec::reverse()Eddie Hung2020-01-281-3/+3
|
* xilinx/ice40/ecp5: undo permuting LUT masks in lut_mapEddie Hung2020-01-271-2/+4
| | | | Now done in read_aiger
* read_aiger: set abc9_box_seq attrEddie Hung2020-01-241-0/+1
|
* read_aiger: also parse abc9_mergeabilityEddie Hung2020-01-222-2/+6
|
* read_aiger: discard LUT inputs with nodeID == 0; not < 2Eddie Hung2020-01-211-1/+1
|
* read_aiger: ignore constant inputs on LUTsEddie Hung2020-01-211-3/+7
|
* Merge remote-tracking branch 'origin/master' into eddie/abc9_refactorEddie Hung2020-01-151-2/+2
|\
| * read_aiger: $lut prefix in frontEddie Hung2020-01-151-2/+2
| |
* | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactorEddie Hung2020-01-142-13/+17
|\|
| * read_aiger: also rename "$0"Eddie Hung2020-01-141-2/+2
| |
| * read_aiger: uniquify wires with $aiger<autoidx> prefixEddie Hung2020-01-132-9/+13
| |
| * read_aiger: make $and/$not/$lut the prefix not suffixEddie Hung2020-01-131-5/+5
| |
* | abc9: break SCC by setting (* keep *) on output wiresEddie Hung2020-01-131-1/+3
| |
* | read_aiger: more accurate debug messageEddie Hung2020-01-091-2/+4
| |
* | read_aiger: do not double-count outputs for flopsEddie Hung2020-01-091-6/+0
| |
* | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactorEddie Hung2020-01-071-5/+20
|\|
| * read_aiger: consistency between ascii and binary; also name latchesEddie Hung2020-01-071-3/+9
| |
| * read_aiger: connect identical signals togetherEddie Hung2020-01-071-0/+1
| |
| * read_aiger: cope with latches and POs with same nameEddie Hung2020-01-071-2/+12
| |
| * read_aiger: default -clk_name to be emptyEddie Hung2020-01-071-1/+1
| |
* | read_aiger fixesEddie Hung2020-01-071-5/+5
| |
* | read_aiger: do not process box connections, work standaloneEddie Hung2020-01-071-115/+46
| |
* | read_aiger: consistency between ascii and binaryEddie Hung2020-01-071-13/+7
| |
* | read_aiger: add -xaiger optionEddie Hung2020-01-061-7/+17
|/
* parse_xaiger to not take box_lookupEddie Hung2019-12-312-18/+20
|
* parse_xaiger to reorder ports tooEddie Hung2019-12-311-41/+26
|
* Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-201-0/+16
|\
| * Merge pull request #1569 from YosysHQ/eddie/fix_1531Eddie Hung2019-12-191-0/+16
| |\ | | | | | | verilog: preserve size of $genval$-s in for loops
| | * Stray log_dumpEddie Hung2019-12-111-1/+0
| | |
| | * Preserve size of $genval$-s in for loopsEddie Hung2019-12-111-0/+17
| | |
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-194-7/+28
|\| |
| * | Send people to symbioticeda.com instead of verific.comClifford Wolf2019-12-182-5/+26
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | Fixed some missing "verilog_" in documentationRodrigo Alejandro Melo2019-12-132-2/+2
| |/
* | aiger frontend to user shorter, $-prefixed, namesEddie Hung2019-12-171-14/+14
| |
* | Cleanup xaiger, remove unnecessary complexity with inoutEddie Hung2019-12-171-23/+4
| |
* | read_xaiger to cope with optional '\n' after 'c'Eddie Hung2019-12-171-2/+2
| |
* | Name inputs/outputs of aiger 'i%d' and 'o%d'Eddie Hung2019-12-131-13/+6
| |
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-062-5/+9
|\|
| * Merge pull request #1551 from whitequark/manual-cell-operandsClifford Wolf2019-12-051-5/+5
| |\ | | | | | | Clarify semantics of comb cells, in particular shifts
| | * kernel: require \B_SIGNED=0 on $shl, $sshl, $shr, $sshr.whitequark2019-12-041-5/+5
| | | | | | | | | | | | | | | | | | | | | Before this commit, these cells would accept any \B_SIGNED and in case of \B_SIGNED=1, would still treat the \B input as unsigned. Also fix the Verilog frontend to never emit such constructs.
| * | read_ilang: do bounds checking on bit indicesMarcin Kościelnicki2019-11-271-0/+4
| |/
* | Call abc9 with "&write -n", and parse_xaiger() to copeEddie Hung2019-12-061-92/+85
| |
* | Do not connect undriven POs to 1'bxEddie Hung2019-12-061-8/+3
| |
* | Merge branch 'eddie/clkpart' into xaig_dffEddie Hung2019-11-225-18/+88
|\|
| * Add Verific support for SVA nexttime propertiesClifford Wolf2019-11-221-0/+22
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Improve handling of verific primitives in "verific -import -V" modeClifford Wolf2019-11-221-2/+2
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Add Verific SVA support for "always" propertiesClifford Wolf2019-11-221-5/+15
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * sv: Correct parsing of always_comb, always_ff and always_latchDavid Shah2019-11-212-5/+40
| | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * Correctly treat empty modules as blackboxes in VerificClifford Wolf2019-11-201-1/+1
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Do not rename VHDL entities to "entity(impl)" when they are top modulesClifford Wolf2019-11-202-5/+8
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
generated by cgit v1.2.3 (git 2.25.1) at 2025-03-31 09:38:18 +0000