index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
passes
/
hierarchy
/
submod.cc
Commit message (
Expand
)
Author
Age
Files
Lines
*
Manual fixes for new cell connections API
Clifford Wolf
2014-07-26
1
-3
/
+3
*
Changed users of cell->connections_ to the new API (sed command)
Clifford Wolf
2014-07-26
1
-6
/
+6
*
Renamed RTLIL::{Module,Cell}::connections to connections_
Clifford Wolf
2014-07-26
1
-6
/
+6
*
Added copy-constructor-like module->addCell(name, other) method
Clifford Wolf
2014-07-26
1
-4
/
+1
*
Use only module->addCell() and module->remove() to create and delete cells
Clifford Wolf
2014-07-25
1
-8
/
+6
*
Fixed all users of SigSpec::chunks_rw() and removed it
Clifford Wolf
2014-07-23
1
-4
/
+4
*
SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, created...
Clifford Wolf
2014-07-22
1
-1
/
+1
*
SigSpec refactoring: using the accessor functions everywhere
Clifford Wolf
2014-07-22
1
-2
/
+2
*
SigSpec refactoring: renamed chunks and width to __chunks and __width
Clifford Wolf
2014-07-22
1
-2
/
+2
*
Added call_on_selection() and call_on_module() API
Clifford Wolf
2014-07-20
1
-1
/
+1
*
Moved some passes to other source directories
Clifford Wolf
2014-02-08
1
-0
/
+350