iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	Fixed memory corruption with new SigSpec API in proc_mux	Clifford Wolf	2014-07-22	1	-7/+3
\|
*	SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, ↵	Clifford Wolf	2014-07-22	1	-1/+1
\| \| \| \|	created interim RTLIL::SigSpec::chunks_rw()
*	SigSpec refactoring: using the accessor functions everywhere	Clifford Wolf	2014-07-22	5	-82/+82
\|
*	SigSpec refactoring: renamed chunks and width to __chunks and __width	Clifford Wolf	2014-07-22	5	-82/+82
\|
*	Replaced depricated NEW_WIRE macro with module->addWire() calls	Clifford Wolf	2014-07-21	1	-10/+10
\|
*	Do not create $dffsr cells with no-op resets in proc_dff	Clifford Wolf	2014-06-19	1	-0/+5
\|
*	Added workaround for vhdl-style edge triggers from vhdl2verilog to proc_arst	Clifford Wolf	2014-02-21	1	-2/+6
\|
*	Tiny cleanup in proc_mux.cc	Clifford Wolf	2014-01-03	1	-3/+0
\|
*	Added support for non-const === and !== (for miter circuits)	Clifford Wolf	2013-12-27	1	-2/+2
\|
*	Major improvements in mem2reg and added "init" sync rules	Clifford Wolf	2013-11-21	3	-0/+117
\|
*	Added "proc_arst -global_arst" feature	Clifford Wolf	2013-11-20	2	-8/+81
\|
*	Added support for complex set-reset flip-flops in proc_dff	Clifford Wolf	2013-10-24	1	-4/+115
\|
*	Fixed handling of boolean attributes (passes)	Clifford Wolf	2013-10-24	1	-1/+1
\|
*	Improved handling of dff with async resets	Clifford Wolf	2013-10-21	1	-5/+60
\|
*	Added handling of multiple async paths in proc_arst	Clifford Wolf	2013-10-19	2	-8/+21
\|
*	Added dffsr support to proc_dff pass	Clifford Wolf	2013-10-18	1	-7/+72
\|
*	Added nosync attribute and some async reset related fixes	Clifford Wolf	2013-03-25	1	-0/+5
\|
*	fixed typos	Johann Glaser	2013-03-18	1	-2/+2
\|
*	Added help messages to proc_* passes	Clifford Wolf	2013-03-01	6	-27/+110
\|
*	initial import	Clifford Wolf	2013-01-05	7	-0/+962