aboutsummaryrefslogtreecommitdiffstats
path: root/passes
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | | More sane naming of submodEddie Hung2019-11-231-2/+2
| * | | | | Add -set_attr option, -unpart to take attr nameEddie Hung2019-11-231-10/+25
* | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dffEddie Hung2019-11-231-18/+34
|\| | | | |
| * | | | | Do not use log_signal() for empty SigSpec to prevent "{ }"Eddie Hung2019-11-221-2/+4
| * | | | | Call submod once, more meaningful submod names, ignore largest domainEddie Hung2019-11-221-18/+32
* | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dffEddie Hung2019-11-223-1/+1
|\| | | | |
| * | | | | Move clkpart into passes/hierarchyEddie Hung2019-11-223-1/+1
* | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-221-48/+39
|\ \ \ \ \ \ | | |_|/ / / | |/| | | |
| * | | | | submod to bitty rather bussy, for bussy wires used as input and outputEddie Hung2019-11-221-48/+39
* | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-221-2/+10
|\| | | | |
| * | | | | Constant driven signals are also an input to submodulesEddie Hung2019-11-221-2/+10
* | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-221-1/+0
|\| | | | |
| * | | | | OopsEddie Hung2019-11-221-1/+0
* | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dffEddie Hung2019-11-221-8/+9
|\ \ \ \ \ \ | | |/ / / / | |/| | | |
| * | | | | Only action if there is more than one clock domainEddie Hung2019-11-221-7/+8
| * | | | | Replace TODOEddie Hung2019-11-221-1/+1
* | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-221-1/+19
|\ \ \ \ \ \ | | |/ / / / | |/| | | |
| * | | | | sigmap(wire) should inherit port_output status of POsEddie Hung2019-11-221-1/+19
| | |/ / / | |/| | |
* | | | | Merge branch 'eddie/clkpart' into xaig_dffEddie Hung2019-11-222-1/+2
|\ \ \ \ \ | | |/ / / | |/| | |
| * | | | BracketsEddie Hung2019-11-221-1/+1
| * | | | Entry in Makefile.incEddie Hung2019-11-221-0/+1
* | | | | Merge branch 'eddie/clkpart' into xaig_dffEddie Hung2019-11-225-4/+430
|\| | | |
| * | | | New 'clkpart' to {,un}partition design according to clock/enableEddie Hung2019-11-221-0/+268
| |/ / /
| * | | Add "opt_mem" passClifford Wolf2019-11-223-0/+146
| * | | proc_dlatch: Add error handling for incorrect always_(ff|latch|comb) usageDavid Shah2019-11-211-4/+16
* | | | When expanding upwards, do not capture $__ABC9_{FF,ASYNC}_Eddie Hung2019-11-211-1/+1
* | | | endomain -> ctrldomainEddie Hung2019-11-201-3/+3
* | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-11-1914-182/+449
|\| | |
| * | | Fix #1462, #1480.Marcin Kościelnicki2019-11-192-9/+11
| |/ /
| * | Fix #1496.Marcin Kościelnicki2019-11-181-4/+8
| * | Merge pull request #1492 from YosysHQ/dave/wreduce-fix-arstClifford Wolf2019-11-171-4/+10
| |\ \
| | * | wreduce: Don't trim zeros or sext when not matching ARST_VALUEDavid Shah2019-11-141-4/+10
| * | | Merge pull request #1490 from YosysHQ/clifford/autonameClifford Wolf2019-11-142-0/+135
| |\ \ \ | | |/ / | |/| |
| | * | Add "autoname" pass and use it in "synth_ice40"Clifford Wolf2019-11-132-0/+135
| * | | Merge pull request #1488 from whitequark/flowmap-fixeswhitequark2019-11-131-2/+3
| |\ \ \ | | |/ / | |/| |
| | * | flowmap: when doing mincut, ensure source is always in X, not X̅.whitequark2019-11-121-1/+2
| | * | flowmap: don't break if that creates a k+2 (and larger) LUT either.whitequark2019-11-111-1/+1
| * | | Update fsm_detect bugfixClifford Wolf2019-11-121-3/+4
| * | | Bugfix in fsm_detectClifford Wolf2019-11-121-6/+9
| |/ /
| * | Makefile: don't assume python is called `python3`Sean Cross2019-10-191-2/+2
| * | Fix dffmux peepopt init handlingClifford Wolf2019-10-162-27/+113
| * | Move GENERATE_PATTERN macro to separate utility headerClifford Wolf2019-10-163-128/+157
| * | Disable left-over log_debug in peepopt_dffmux.pmgClifford Wolf2019-10-161-1/+1
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-10-088-120/+458
|\| |
| * | Revert "Be mindful that sigmap(wire) could have dupes when checking \init"Eddie Hung2019-10-081-4/+1
| * | Merge pull request #1432 from YosysHQ/eddie/fix1427Eddie Hung2019-10-082-48/+85
| |\ \
| | * | Fix broken CI, check reset even for constants, trim rstmuxEddie Hung2019-10-021-23/+26
| | * | Merge branch 'eddie/fix_sat_init' into eddie/fix1427Eddie Hung2019-10-021-1/+4
| | |\ \
| | | * | Be mindful that sigmap(wire) could have dupes when checking \initEddie Hung2019-10-021-1/+4
| | * | | Refactor peepopt_dffmux and be sensitive to \init when trimmingEddie Hung2019-10-021-32/+63
| | |/ /