aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/abc9_map.v
Commit message (Collapse)AuthorAgeFilesLines
* Add RAM{32,64}M to abc9_map.vEddie Hung2019-12-191-0/+78
|
* Split into $__ABC9_ASYNC[01], do not add cell->type to clkdomain_tEddie Hung2019-12-191-14/+18
|
* abc9_map.v: fix Xilinx LUTRAMEddie Hung2019-12-121-6/+6
|
* Remove creation of $abc9_control_wireEddie Hung2019-12-061-16/+6
|
* abc9 to use mergeability class to differentiate sync/asyncEddie Hung2019-12-061-12/+15
|
* Revert "Special abc9_clock wire to contain only clock signal"Eddie Hung2019-12-051-10/+12
| | | | This reverts commit 6a2eb5d8f9286b9574647c03e2bdc8b63fccbe4d.
* Missing wire declarationEddie Hung2019-12-041-0/+1
|
* abc9_map.v to transform INIT=1 to INIT=0Eddie Hung2019-12-041-118/+201
|
* output reg Q -> output Q to suppress warningEddie Hung2019-12-041-8/+8
|
* abc9_map.v to do `zinit' and make INIT = 1'b0Eddie Hung2019-12-041-70/+112
|
* Add abc9_init wire, attach to abc9_flop cellEddie Hung2019-12-031-2/+12
|
* Revert "Add INIT value to abc9_control"Eddie Hung2019-12-031-8/+8
| | | | This reverts commit 19bfb4195818be12e6fb962de29ca32444498c22.
* Add INIT value to abc9_controlEddie Hung2019-12-021-8/+8
|
* Special abc9_clock wire to contain only clock signalEddie Hung2019-11-251-12/+10
|
* Merge branch 'eddie/xaig_dff_adff' into xaig_dffEddie Hung2019-11-211-12/+16
|\
| * Do not drop async control signals in abc_map.vEddie Hung2019-11-191-12/+16
| |
* | Fix INIT valuesEddie Hung2019-11-201-4/+4
|/
* CleanupEddie Hung2019-10-071-7/+2
|
* Rename $currQ to $abc9_currQEddie Hung2019-10-071-46/+46
|
* Update comments in abc9_map.vEddie Hung2019-10-071-131/+57
|
* Do not require changes to cells_sim.v; try and work out comb modelEddie Hung2019-10-051-17/+182
|
* Fix merge issuesEddie Hung2019-10-041-9/+9
|
* Merge remote-tracking branch 'origin/eddie/abc_to_abc9' into xaig_dffEddie Hung2019-10-041-0/+135
|
* Rename abc_* names/attributes to more precisely be abc9_*Eddie Hung2019-10-041-0/+447