iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	Revert "Special abc9_clock wire to contain only clock signal"	Eddie Hung	2019-12-05	1	-10/+12
\| \| \| \|	This reverts commit 6a2eb5d8f9286b9574647c03e2bdc8b63fccbe4d.
*	Missing wire declaration	Eddie Hung	2019-12-04	1	-0/+1
\|
*	abc9_map.v to transform INIT=1 to INIT=0	Eddie Hung	2019-12-04	1	-118/+201
\|
*	output reg Q -> output Q to suppress warning	Eddie Hung	2019-12-04	1	-8/+8
\|
*	abc9_map.v to do `zinit' and make INIT = 1'b0	Eddie Hung	2019-12-04	1	-70/+112
\|
*	Add abc9_init wire, attach to abc9_flop cell	Eddie Hung	2019-12-03	1	-2/+12
\|
*	Revert "Add INIT value to abc9_control"	Eddie Hung	2019-12-03	1	-8/+8
\| \| \| \|	This reverts commit 19bfb4195818be12e6fb962de29ca32444498c22.
*	Add INIT value to abc9_control	Eddie Hung	2019-12-02	1	-8/+8
\|
*	Special abc9_clock wire to contain only clock signal	Eddie Hung	2019-11-25	1	-12/+10
\|
*	Merge branch 'eddie/xaig_dff_adff' into xaig_dff	Eddie Hung	2019-11-21	1	-12/+16
\|\
\| *	Do not drop async control signals in abc_map.v	Eddie Hung	2019-11-19	1	-12/+16
\| \|
* \|	Fix INIT values	Eddie Hung	2019-11-20	1	-4/+4
\|/
*	Cleanup	Eddie Hung	2019-10-07	1	-7/+2
\|
*	Rename $currQ to $abc9_currQ	Eddie Hung	2019-10-07	1	-46/+46
\|
*	Update comments in abc9_map.v	Eddie Hung	2019-10-07	1	-131/+57
\|
*	Do not require changes to cells_sim.v; try and work out comb model	Eddie Hung	2019-10-05	1	-17/+182
\|
*	Fix merge issues	Eddie Hung	2019-10-04	1	-9/+9
\|
*	Merge remote-tracking branch 'origin/eddie/abc_to_abc9' into xaig_dff	Eddie Hung	2019-10-04	1	-0/+135
\|
*	Rename abc_* names/attributes to more precisely be abc9_*	Eddie Hung	2019-10-04	1	-0/+447