aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/abc_model.v
Commit message (Collapse)AuthorAgeFilesLines
* Add no MULT no DPORT configEddie Hung2019-09-131-96/+14
|
* Add support for MULT and DPORTEddie Hung2019-09-131-1/+89
|
* Refine diagramEddie Hung2019-09-131-12/+14
|
* Add an ASCII drawingEddie Hung2019-09-121-3/+22
|
* Finish explanationEddie Hung2019-09-121-4/+10
|
* Initial DSP48E1 box supportEddie Hung2019-09-121-0/+108
|
* xilinx to use abc_map.v with -max_iter 1Eddie Hung2019-08-201-58/+2
|
* Remove sequential extensionEddie Hung2019-08-201-89/+0
|
* Wrap SRL{16,32} tooEddie Hung2019-08-201-6/+26
|
* Wrap LUTRAMs in order to capture comb/seq behaviourEddie Hung2019-08-201-0/+44
|
* Remove mapping rulesEddie Hung2019-08-201-33/+0
|
* Use abc_{map,unmap,model}.vEddie Hung2019-08-201-0/+148