aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/abc_xc7.box
Commit message (Expand)AuthorAgeFilesLines
* Fix $__XILINX_MUXF78 box timingEddie Hung2019-07-011-1/+1
* Revert "Fix broken MUXFx box, use MUXF7x2 box instead"Eddie Hung2019-07-011-5/+4
* Fix broken MUXFx box, use MUXF7x2 box insteadEddie Hung2019-07-011-4/+5
* MUXF78 -> $__MUXF78 to indicate internalEddie Hung2019-06-261-1/+1
* Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-261-2/+3
|\
| * Update comment on boxesEddie Hung2019-06-261-2/+3
| * Realistic delays for RAM32X1D tooEddie Hung2019-06-251-2/+2
| * Add RAM32X1D box infoEddie Hung2019-06-251-2/+9
* | Cleanup abc_box_idEddie Hung2019-06-261-5/+5
* | Realistic delays for RAM32X1D tooEddie Hung2019-06-241-2/+2
* | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-241-4/+4
|\|
| * Use LUT delays for dist RAM delaysEddie Hung2019-06-241-4/+4
* | Add RAM32X1D box infoEddie Hung2019-06-241-2/+9
* | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-241-0/+14
|\|
| * Add Xilinx dist RAM as comb boxesEddie Hung2019-06-241-0/+14
* | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-221-46/+15
|\|
| * Add comment to xc7 boxEddie Hung2019-06-221-0/+3
| * Carry in/out box ordering now move to end, not swap with endEddie Hung2019-06-221-12/+12
| * Remove DFF and RAMD box info for nowEddie Hung2019-06-211-34/+0
* | Add $__XILINX_MUXF78 to preserve entire boxEddie Hung2019-06-211-3/+8
|/
* As per @daveshah1 remove async DFF timing from xilinxEddie Hung2019-06-141-2/+2
* Rename +/xilinx/abc.{box,lut} -> abc_xc7.{box,lut}Eddie Hung2019-06-141-0/+62