aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx
Commit message (Collapse)AuthorAgeFilesLines
* Fix spacingEddie Hung2020-01-021-1/+1
|
* synth_xilinx -dff to work with abc tooEddie Hung2020-01-021-6/+14
|
* Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2020-01-022-24/+44
|\
| * Merge pull request #1601 from YosysHQ/eddie/synth_retimeEddie Hung2020-01-021-3/+3
| |\ | | | | | | "abc -dff" to no longer retime by default
| | * Update doc that "-retime" calls abc with "-dff -D 1"Eddie Hung2019-12-301-1/+1
| | |
| | * Revert "Revert "synth_* with -retime option now calls abc with -D 1 as well""Eddie Hung2019-12-301-2/+2
| | | | | | | | | | | | This reverts commit 6008bb7002f874e5c748eaa2050e7b6c17b32745.
| * | ifdef __ICARUS__ -> ifndef YOSYSEddie Hung2020-01-011-6/+6
| | |
| * | Update timings for Xilinx S7 cellsEddie Hung2019-12-301-15/+35
| | |
* | | Update commentsEddie Hung2020-01-021-11/+6
| | |
* | | abc9 -keepff -> -dff; refactor dff operationsEddie Hung2020-01-022-58/+58
| | |
* | | Clamp -46ps for FDPE* tooEddie Hung2020-01-011-2/+2
| | |
* | | Restore abc9 -keepffEddie Hung2020-01-012-86/+6
| | |
* | | Re-arrange FD orderEddie Hung2019-12-313-182/+182
| | |
* | | Cleanup xilinx boxesEddie Hung2019-12-312-391/+425
| | |
* | | Update abc9_xc7.box commentsEddie Hung2019-12-311-18/+18
| | |
* | | FDCE ports to be alphabeticalEddie Hung2019-12-311-3/+3
| | |
* | | Fix attributes on $__ABC9_ASYNC[01] whiteboxEddie Hung2019-12-311-2/+2
| | |
* | | Fix incorrect $__ABC9_ASYNC[01] boxEddie Hung2019-12-311-2/+2
| | |
* | | Do not offset FD* box timings due to -46ps TsuEddie Hung2019-12-301-12/+21
| | |
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-308-21/+374
|\| |
| * | Merge remote-tracking branch 'origin/master' into iopad_defaultMiodrag Milanovic2019-12-288-10/+368
| |\|
| | * Merge pull request #1593 from YosysHQ/mwk/dsp48a1-pmgenMarcin Kościelnicki2019-12-253-3/+6
| | |\ | | | | | | | | xilinx_dsp: Initial DSP48A/DSP48A1 support.
| | | * xilinx_dsp: Initial DSP48A/DSP48A1 support.Marcin Kościelnicki2019-12-223-3/+6
| | | |
| | * | xilinx: Test our DSP48A/DSP48A1 simulation models.Marcin Kościelnicki2019-12-235-7/+362
| | |/
| * | Addressed review commentsMiodrag Milanovic2019-12-211-2/+3
| | |
| * | iopad no op for compatibility with old scriptsMiodrag Milanovic2019-12-211-0/+3
| | |
| * | Make iopad option default for all xilinx flowsMiodrag Milanovic2019-12-211-14/+5
| |/
* | Tidy up abc9_map.vEddie Hung2019-12-301-103/+103
| |
* | Add "synth_xilinx -dff" option, cleanup abc9Eddie Hung2019-12-302-2/+98
| |
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-201-24/+10
|\|
| * Add abc9_arrival times for RAM{32,64}MEddie Hung2019-12-201-24/+10
| |
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-204-172/+240
|\|
| * Add RAM{32,64}M to abc9_map.vEddie Hung2019-12-201-0/+78
| |
| * Revert "Optimise write_xaiger"Eddie Hung2019-12-201-5/+0
| |
| * Merge pull request #1558 from YosysHQ/eddie/xaiger_cleanupEddie Hung2019-12-191-0/+5
| |\ | | | | | | Optimise write_xaiger
| | * techmap/aigmap of whiteboxes to occur before abc9 instead of in write_xaigerEddie Hung2019-12-061-0/+5
| | |
| * | xilinx: Add simulation models for remaining CLB primitives.Marcin Kościelnicki2019-12-193-156/+210
| | |
| * | xilinx_dffopt: Keep order of LUT inputs.Marcin Kościelnicki2019-12-191-16/+30
| | | | | | | | | | | | See rationale at https://github.com/YosysHQ/yosys/pull/1557#discussion_r359196549
* | | Add RAM{32,64}M to abc9_map.vEddie Hung2019-12-191-0/+78
| | |
* | | Split into $__ABC9_ASYNC[01], do not add cell->type to clkdomain_tEddie Hung2019-12-195-36/+55
| | |
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-1912-77/+967
|\| |
| * | xilinx: Add xilinx_dffopt pass (#1557)Marcin Kościelnicki2019-12-186-22/+389
| | |
| * | xilinx: Improve flip-flop handling.Marcin Kościelnicki2019-12-184-38/+228
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This adds support for infering more kinds of flip-flops: - FFs with async set/reset and clock enable - FFs with sync set/reset - FFs with sync set/reset and clock enable Some passes have been moved (and some added) in order for dff2dffs to work correctly. This gives us complete coverage of Virtex 6+ and Spartan 6 flip-flop capabilities (though not latch capabilities). Older FPGAs also support having both a set and a reset input, which will be handled at a later data.
| * | Merge pull request #1574 from YosysHQ/eddie/xilinx_lutramEddie Hung2019-12-163-12/+301
| |\ \ | | | | | | | | xilinx: add LUTRAM rules for RAM32M, RAM64M
| | * \ Merge branch 'eddie/xilinx_lutram' of github.com:YosysHQ/yosys into ↵Eddie Hung2019-12-161-2/+8
| | |\ \ | | | | | | | | | | | | | | | eddie/xilinx_lutram
| | | * | Populate DID/DOD even if unusedEddie Hung2019-12-161-2/+8
| | | | |
| | * | | Rename *RAM{32,64}M rules to RAM{32X2,64X1}QEddie Hung2019-12-162-6/+6
| | |/ /
| | * | Disable RAM16X1D match rule; carry-over from LUT4 archesEddie Hung2019-12-131-6/+9
| | | |
| | * | RAM64M8 to also have [5:0] for addressEddie Hung2019-12-131-8/+8
| | | |
| | * | Add RAM32X6SDP and RAM64X3SDP modesEddie Hung2019-12-122-8/+120
| | | |
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-29 17:39:32 +0000