aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
Commit message (Collapse)AuthorAgeFilesLines
...
| | | * | | | | | | | | | | | | synth_xilinx: Add -nocarry and -nomux options.Marcin Kościelnicki2019-04-301-7/+26
| | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | Realistic delays for RAM32X1D tooEddie Hung2019-06-251-2/+2
| | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | Add RAM32X1D box infoEddie Hung2019-06-252-4/+12
| | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-255-8/+72
| |\| | | | | | | | | | | | | | | | |_|_|_|_|_|_|_|_|_|_|_|_|/ | |/| | | | | | | | | | | | |
| | * | | | | | | | | | | | | Add RAM32X1D supportEddie Hung2019-06-245-20/+73
| | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | Use LUT delays for dist RAM delaysEddie Hung2019-06-241-4/+4
| | |_|_|_|_|_|_|_|_|_|_|_|/ | |/| | | | | | | | | | | |
| * | | | | | | | | | | | | Re-enable dist RAM boxes for ECP5Eddie Hung2019-06-241-1/+1
| | | | | | | | | | | | | |
| * | | | | | | | | | | | | Revert "Re-enable dist RAM boxes for ECP5"Eddie Hung2019-06-241-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This reverts commit ca0225fcfaa8c9c68647034351a1569464959edf.
| * | | | | | | | | | | | | Re-enable dist RAM boxes for ECP5Eddie Hung2019-06-241-1/+1
| | | | | | | | | | | | | |
| * | | | | | | | | | | | | Add Xilinx dist RAM as comb boxesEddie Hung2019-06-242-0/+16
| | |_|_|_|_|_|_|_|_|_|_|/ | |/| | | | | | | | | | |
| * | | | | | | | | | | | Add comments to ecp5 boxEddie Hung2019-06-221-0/+6
| | | | | | | | | | | | |
| * | | | | | | | | | | | Add comment to xc7 boxEddie Hung2019-06-221-0/+3
| | | | | | | | | | | | |
| * | | | | | | | | | | | Fix and cleanup ice40 boxes for carry in/outEddie Hung2019-06-224-313/+25
| | | | | | | | | | | | |
| * | | | | | | | | | | | Carry in/out box ordering now move to end, not swap with endEddie Hung2019-06-221-12/+12
| | | | | | | | | | | | |
| * | | | | | | | | | | | Remove DFF and RAMD box info for nowEddie Hung2019-06-212-36/+0
| | |_|_|_|_|_|_|_|_|_|/ | |/| | | | | | | | | |
| * | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-211-4/+5
| |\| | | | | | | | | |
| | * | | | | | | | | | ecp5: Improve mapping of $alu when BI is usedDavid Shah2019-06-211-4/+5
| | | |_|_|_|_|_|_|_|/ | | |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-201-1/+1
| |\| | | | | | | | |
| | * | | | | | | | | Fixed small typo in ice40_unlut help summaryacw12512019-06-191-1/+1
| | | | | | | | | | |
| | * | | | | | | | | Fixed the help summary line for a few commandsacw12512019-06-191-1/+1
| | | | | | | | | | |
| * | | | | | | | | | Call opt_expr -mux_undef to get rid of 1'bx in muxes prior to abcEddie Hung2019-06-201-0/+1
| | |_|_|_|_|_|_|_|/ | |/| | | | | | | |
| * | | | | | | | | Really permute Xilinx LUT mappings as default LUT6.I5:A6Eddie Hung2019-06-181-16/+16
| | | | | | | | | |
| * | | | | | | | | Revert "Fix (do not) permute LUT inputs, but permute mux selects"Eddie Hung2019-06-181-33/+31
| | |_|_|_|_|_|_|/ | |/| | | | | | | | | | | | | | | | | | | | | | | | | This reverts commit da3d2eedd2b6391621e81b3eaaa28a571e058f9d.
| * | | | | | | | Clean upEddie Hung2019-06-181-6/+4
| | | | | | | | |
| * | | | | | | | Fix (do not) permute LUT inputs, but permute mux selectsEddie Hung2019-06-181-31/+33
| | |_|_|_|_|_|/ | |/| | | | | |
| * | | | | | | Fix copy-pasta issueEddie Hung2019-06-171-9/+8
| | |_|_|_|_|/ | |/| | | | |
| * | | | | | Permute INIT for +/xilinx/lut_map.vEddie Hung2019-06-171-32/+58
| | | | | | |
| * | | | | | Simplify commentEddie Hung2019-06-171-1/+1
| | |_|_|_|/ | |/| | | |
* | | | | | Merge branch 'xaig' into xaig_dffEddie Hung2019-06-171-5/+5
|\| | | | |
| * | | | | Update LUT7/8 delays to take account for [ABC]OUTMUX delayEddie Hung2019-06-171-5/+5
| | | | | |
* | | | | | Add box delays for FD*Eddie Hung2019-06-171-10/+10
| | | | | |
* | | | | | Merge remote-tracking branch 'origin/xaig' into xaig_dffEddie Hung2019-06-171-1/+2
|\| | | | |
| * | | | | Try -W 300Eddie Hung2019-06-171-1/+2
| | |_|_|/ | |/| | |
* | | | | CleanupEddie Hung2019-06-163-11/+11
| | | | |
* | | | | Add +/xilinx/abc_ffEddie Hung2019-06-151-0/+33
| | | | |
* | | | | Fix spacingEddie Hung2019-06-151-1/+1
| | | | |
* | | | | Use $__ABC_FF_ instead of $_FF_Eddie Hung2019-06-151-2/+10
| | | | |
* | | | | Re-order alphabeticallyEddie Hung2019-06-151-1/+1
| | | | |
* | | | | Fix initialisation of flopsEddie Hung2019-06-152-12/+12
| | | | |
* | | | | Map to $_FF_ instead of $_DFF_P_ to prevent recursion issuesEddie Hung2019-06-152-2/+2
| | | | |
* | | | | Wrap FDRE with $__ABC_FDRE containing combEddie Hung2019-06-154-12/+29
|/ / / /
* | | / Fix upper XC7 LUT[78] delays to use I[01] -> O delay not S -> OEddie Hung2019-06-151-2/+2
| |_|/ |/| |
* | | As per @daveshah1 remove async DFF timing from xilinxEddie Hung2019-06-141-2/+2
| | |
* | | Resolve comments from @daveshah1Eddie Hung2019-06-141-1/+1
| | |
* | | Add XC7_WIRE_DELAY macro to synth_xilinx.ccEddie Hung2019-06-141-1/+3
| | |
* | | Update delays based on SymbiFlow/prjxray-dbEddie Hung2019-06-141-12/+13
| | |
* | | Rename +/xilinx/abc.{box,lut} -> abc_xc7.{box,lut}Eddie Hung2019-06-144-3/+3
| | |
* | | Comment out dist RAM boxing on ECP5 for nowEddie Hung2019-06-141-1/+1
| | |
* | | Remove WIP ABC9 flop supportEddie Hung2019-06-144-46/+46
| | |
* | | Make doc consistentEddie Hung2019-06-143-3/+6
| | |
generated by cgit v1.2.3 (git 2.25.1) at 2025-05-01 04:22:41 +0000