Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
| * | Fixed undeclared "count" in GP_COUNT8_ADV | Andrew Zonenberg | 2017-08-14 | 1 | -0/+2 | |
| | | ||||||
| * | Fixed undeclared "count" in GP_COUNT14_ADV | Andrew Zonenberg | 2017-08-14 | 1 | -0/+2 | |
| | | ||||||
| * | Fixed typo in last commit | Andrew Zonenberg | 2017-08-14 | 1 | -3/+3 | |
| | | ||||||
| * | Finished initial GP_COUNT8/14/8_ADV/14_ADV sim models. Don't support clock ↵ | Andrew Zonenberg | 2017-08-14 | 2 | -37/+293 | |
| | | | | | | | | divide, but do everything else. | |||||
| * | Fixed typo in COUNT8 model | Andrew Zonenberg | 2017-08-14 | 1 | -2/+2 | |
| | | ||||||
| * | Moved GP_POR out of digital cells b/c it has delays | Andrew Zonenberg | 2017-08-14 | 2 | -21/+21 | |
| | | ||||||
| * | Improved cells_sim_digital model for GP_COUNT8 | Andrew Zonenberg | 2017-08-14 | 2 | -40/+75 | |
| | | ||||||
| * | Refactored GreenPAK4 cells_sim into cells_sim_ams and cells_sim_digital | Andrew Zonenberg | 2017-08-14 | 4 | -428/+451 | |
| | | ||||||
* | | coolrunner2: Add INVERT parameter to some BUFGs | Robert Ou | 2017-08-14 | 1 | -2/+6 | |
| | | ||||||
* | | coolrunner2: Add FFs with clock enable to cells_sim.v | Robert Ou | 2017-08-14 | 1 | -0/+60 | |
|/ | ||||||
* | Add techlibs/xilinx/lut2lut.v | Clifford Wolf | 2017-07-10 | 2 | -0/+66 | |
| | ||||||
* | Fix some c++ clang compiler errors | Clifford Wolf | 2017-07-03 | 1 | -3/+3 | |
| | ||||||
* | Apply minor coding style changes to coolrunner2 target | Clifford Wolf | 2017-07-03 | 2 | -1/+1 | |
| | ||||||
* | Merge pull request #352 from rqou/master | Clifford Wolf | 2017-07-03 | 6 | -0/+645 | |
|\ | | | | | Initial Coolrunner-II support | |||||
| * | coolrunner2: Add a few more primitives | Robert Ou | 2017-06-25 | 1 | -0/+110 | |
| | | | | | | | | These cannot be inferred yet, but add them to cells_sim.v for now | |||||
| * | coolrunner2: Initial mapping of latches | Robert Ou | 2017-06-25 | 4 | -0/+63 | |
| | | ||||||
| * | coolrunner2: Initial mapping of DFFs | Robert Ou | 2017-06-25 | 4 | -0/+76 | |
| | | | | | | | | | | All DFFs map to either FDCP (matches Xilinx) or a custom FDCP_N (negative-edge triggered) | |||||
| * | coolrunner2: Remove redundant INVERT_PTC | Robert Ou | 2017-06-25 | 2 | -4/+1 | |
| | | ||||||
| * | coolrunner2: Remove debug prints | Robert Ou | 2017-06-25 | 1 | -2/+0 | |
| | | ||||||
| * | coolrunner2: Correctly handle $_NOT_ after $sop | Robert Ou | 2017-06-25 | 1 | -5/+41 | |
| | | ||||||
| * | coolrunner2: Also construct the XOR cell in the macrocell | Robert Ou | 2017-06-25 | 2 | -7/+34 | |
| | | ||||||
| * | coolrunner2: Initial techmapping for $sop | Robert Ou | 2017-06-25 | 4 | -153/+268 | |
| | | ||||||
| * | coolrunner2: Initial commit | Robert Ou | 2017-06-24 | 3 | -0/+223 | |
| | | ||||||
* | | greenpak4_counters: Changed generation of primitive names so that the ↵ | Andrew Zonenberg | 2017-06-24 | 1 | -3/+21 | |
|/ | | | | absorbed register's name is included | |||||
* | Add dff2ff.v techmap file | Clifford Wolf | 2017-05-31 | 2 | -0/+15 | |
| | ||||||
* | greenpak4_counters: Added support for parallel output from GP_COUNTx cells | Andrew Zonenberg | 2017-05-22 | 1 | -17/+70 | |
| | ||||||
* | Add $_ANDNOT_ and $_ORNOT_ gates | Clifford Wolf | 2017-05-17 | 1 | -0/+38 | |
| | ||||||
* | Squelch trailing whitespace | Larry Doolittle | 2017-04-12 | 8 | -126/+126 | |
| | ||||||
* | Add initial support for both MAX10 and Cyclone IV (E|GX) FPGAs | dh73 | 2017-04-05 | 8 | -0/+968 | |
| | ||||||
* | Merge branch 'master' of github.com:cliffordwolf/yosys | Clifford Wolf | 2017-02-25 | 1 | -3/+4 | |
|\ | ||||||
| * | Merge https://github.com/cliffordwolf/yosys | Andrew Zonenberg | 2017-02-14 | 1 | -2/+0 | |
| |\ | ||||||
| * \ | Merge https://github.com/cliffordwolf/yosys | Andrew Zonenberg | 2017-02-08 | 1 | -0/+8 | |
| |\ \ | ||||||
| * | | | greenpak4: Added POUT to GP_COUNTx cells | Andrew Zonenberg | 2017-01-01 | 1 | -3/+4 | |
| | | | | ||||||
* | | | | Add $live and $fair cell types, add support for s_eventually keyword | Clifford Wolf | 2017-02-25 | 1 | -0/+16 | |
| |_|/ |/| | | ||||||
* | | | Fix double-call of log_pop() in synth_greenpak4 | Clifford Wolf | 2017-02-14 | 1 | -2/+0 | |
| |/ |/| | ||||||
* | | Add $cover cell type and SVA cover() support | Clifford Wolf | 2017-02-04 | 1 | -0/+8 | |
|/ | ||||||
* | greenpak4: Added INT pin to GP_SPI | Andrew Zonenberg | 2016-12-21 | 1 | -1/+3 | |
| | ||||||
* | greenpak4: removed unused MISO pin from GP_SPI | Andrew Zonenberg | 2016-12-21 | 1 | -1/+0 | |
| | ||||||
* | greenpak4: Removed SPI_BUFFER parameter | Andrew Zonenberg | 2016-12-20 | 1 | -1/+0 | |
| | ||||||
* | greenpak4: replaced MOSI/MISO with single one-way SDAT pin | Andrew Zonenberg | 2016-12-20 | 1 | -2/+1 | |
| | ||||||
* | greenpak4: Changed port names on GP_SPI for clarity | Andrew Zonenberg | 2016-12-20 | 1 | -4/+4 | |
| | ||||||
* | greenpak4: Initial implementation of GP_SPI cell | Andrew Zonenberg | 2016-12-20 | 1 | -0/+27 | |
| | ||||||
* | greenpak4: Updated GP_DCMP cell model | Andrew Zonenberg | 2016-12-17 | 1 | -2/+20 | |
| | ||||||
* | greenpak: Fixes to GP_DCMP* blocks. Added GP_CLKBUF. | Andrew Zonenberg | 2016-12-16 | 1 | -5/+10 | |
| | ||||||
* | greenpak4: Initial version of GP_DCMP skeleton (not yet usable). Changed ↵ | Andrew Zonenberg | 2016-12-15 | 1 | -5/+24 | |
| | | | | interface to GP_DCMPMUX | |||||
* | greenpak4: More fixups of GP_DCMPx cells | Andrew Zonenberg | 2016-12-15 | 1 | -9/+3 | |
| | ||||||
* | greenpak4: And another typo :( | Andrew Zonenberg | 2016-12-15 | 1 | -1/+1 | |
| | ||||||
* | greenpak4: Fixed another typo | Andrew Zonenberg | 2016-12-15 | 1 | -1/+1 | |
| | ||||||
* | greenpak4: Fixed typo | Andrew Zonenberg | 2016-12-15 | 1 | -1/+1 | |
| | ||||||
* | greenpak4: Cleaned up trailing spaces in cells_sim | Andrew Zonenberg | 2016-12-14 | 1 | -60/+60 | |
| |