aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
Commit message (Collapse)AuthorAgeFilesLines
...
| * gowin: Add missing .gitignore entriesMarcin Kościelnicki2019-11-221-0/+2
| |
* | Merge branch 'eddie/xaig_dff_adff' into xaig_dffEddie Hung2019-11-211-12/+16
|\ \
| * | Do not drop async control signals in abc_map.vEddie Hung2019-11-191-12/+16
| | |
* | | Add blackbox model for $__ABC9_FF_ so that clock partitioning worksEddie Hung2019-11-201-0/+3
| | |
* | | Fix INIT valuesEddie Hung2019-11-201-4/+4
|/ /
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-11-1941-23094/+31993
|\|
| * Merge pull request #1449 from pepijndevos/gowinClifford Wolf2019-11-198-43/+547
| |\ | | | | | | Improvements for gowin support
| | * Remove dff init altogetherPepijn de Vos2019-11-192-3/+3
| | | | | | | | | | | | | | | The hardware does not actually support it. In reality it is always initialised to its reset value.
| | * add help for nowidelut and abc9 optionsPepijn de Vos2019-11-181-1/+7
| | |
| | * Merge branch 'master' of https://github.com/YosysHQ/yosys into gowinPepijn de Vos2019-11-164-15/+439
| | |\
| | * | fix fsm test with proper clock enable polarityPepijn de Vos2019-11-111-4/+4
| | | |
| | * | Merge branch 'master' of https://github.com/YosysHQ/yosys into gowinPepijn de Vos2019-11-1122-22988/+30572
| | |\ \
| | * | | fix wide lutsPepijn de Vos2019-11-061-12/+12
| | | | |
| | * | | add IOBUFPepijn de Vos2019-10-282-1/+10
| | | | |
| | * | | add tristate buffer and testPepijn de Vos2019-10-282-2/+8
| | | | |
| | * | | More formattingPepijn de Vos2019-10-281-55/+49
| | | | |
| | * | | really really fix formatting maybePepijn de Vos2019-10-281-41/+41
| | | | |
| | * | | undo formatting fuckupPepijn de Vos2019-10-281-25/+25
| | | | |
| | * | | add wide lutsPepijn de Vos2019-10-283-36/+119
| | | | |
| | * | | add 32-bit BRAM and byte-enablesPepijn de Vos2019-10-282-4/+25
| | | | |
| | * | | ALU sim tweaksPepijn de Vos2019-10-241-11/+11
| | | | |
| | * | | add a few more missing dffPepijn de Vos2019-10-211-7/+16
| | | | |
| | * | | add negedge DFFPepijn de Vos2019-10-212-15/+139
| | | | |
| | * | | use ADDSUB ALU mode to remove invertersPepijn de Vos2019-10-212-7/+77
| | | | |
| | * | | Merge branch 'master' of https://github.com/YosysHQ/yosys into gowinPepijn de Vos2019-10-2158-1315/+24105
| | |\ \ \
| | * | | | remove duplicate DFFRPepijn de Vos2019-10-161-10/+0
| | | | | |
| | * | | | Revert "add MUX support"Pepijn de Vos2019-09-063-17/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | It turns out that they make everything worse and they don't PnR. This reverts commit 3eff2271d0fe25632f7e6b22cf0be078d2cd9990.
| | * | | | fix BRAM width and initPepijn de Vos2019-09-062-12/+28
| | | | | |
| | * | | | add more DFF to sim libPepijn de Vos2019-09-062-6/+111
| | | | | |
| | * | | | WIP aditional DFF primitivesPepijn de Vos2019-09-052-1/+48
| | | | | |
| | * | | | support bram initialisationPepijn de Vos2019-09-055-3/+25
| | | | | |
| | * | | | use singleton ground and vcc nets, apparently this makes pnr happierPepijn de Vos2019-09-051-1/+1
| | | | | |
| | * | | | add MUX supportPepijn de Vos2019-09-053-0/+17
| | | | | |
| | * | | | set undriven pads to zeroPepijn de Vos2019-09-041-0/+1
| | | | | |
| | * | | | Merge remote-tracking branch 'diego/gowin'Pepijn de Vos2019-09-042-2/+2
| | |\ \ \ \
| | | * | | | Updating gowinDiego H2019-09-022-2/+2
| | | | | | |
| | * | | | | gowin: add splitnets to appease the PnRPepijn de Vos2019-09-041-0/+1
| | | | | | |
| * | | | | | xilinx: Add simulation models for MULT18X18* and DSP48A*.Marcin Kościelnicki2019-11-193-132/+516
| | |_|_|_|/ | |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This adds simulation models for the following primitives: - MULT18X18 and MULT18X18S (Virtex 2*, Spartan 3) - MULT18X18SIO (Spartan 3E, Spartan 3A) - DSP48A (Spartan 3A DSP) — implemented in terms of DSP48A1 - DSP48A1 (Spartan 6)
| * | | | | ecp5: Use new autoname pass for better cell/net namesDavid Shah2019-11-151-0/+1
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | | | Merge pull request #1490 from YosysHQ/clifford/autonameClifford Wolf2019-11-141-0/+1
| |\ \ \ \ \ | | | | | | | | | | | | | | Add "autoname" pass and use it in "synth_ice40"
| | * | | | | Add "autoname" pass and use it in "synth_ice40"Clifford Wolf2019-11-131-0/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | | | Merge pull request #1465 from YosysHQ/dave/ice40_timing_simClifford Wolf2019-11-141-14/+436
| |\ \ \ \ \ \ | | |/ / / / / | |/| | | | | ice40: Support for post-place-and-route timing simulations
| | * | | | | ice40: Add post-pnr ICESTORM_RAM model and fix FFsDavid Shah2019-10-231-2/+340
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| | * | | | | ice40: Support for post-pnr timing simulationDavid Shah2019-10-231-12/+96
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | | | | Do not map $eq and $ne in cmp2lut, only proper arithmetic cmpClifford Wolf2019-11-111-1/+1
| | |_|_|_|/ | |/| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | | synth_xilinx: Merge blackbox primitive libraries.Marcin Kościelnicki2019-11-0611-23234/+29820
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | First, there are no longer separate cell libraries for xc6s/xc7/xcu. Manually instantiating a primitive for a "wrong" family will result in yosys passing it straight through to the output, and it will be either upgraded or rejected by the P&R tool. Second, the blackbox library is expanded to cover many more families: everything from Spartan 3 up is included. Primitives for Virtex and Virtex 2 are listed in the Python file as well if we ever want to include them, but that would require having two different ISE versions (10.1 and 14.7) available when running cells_xtra.py, and so is probably more trouble than it's worth. Third, the blockram blackboxes are no longer in separate files — there is no practical reason to do so (from synthesis PoV, they are no different from any other cells_xtra blackbox), and they needlessly complicated the flow (among other things, merging them allows the user to use eg. Series 7 primitives and have them auto-upgraded to Ultrascale). Last, since xc5v logic synthesis appears to work reasonably well (the only major problem is lack of blockram inference support), xc5v is now an accepted setting for the -family option.
| * | | | | xilinx: Add URAM288 mapping for xcupDavid Shah2019-10-235-2/+92
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | | | xilinx: Add support for UltraScale[+] BRAM mappingDavid Shah2019-10-237-416/+1062
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | | | xilinx: Support multiplier mapping for all families.Marcin Kościelnicki2019-10-229-9/+269
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This supports several older families that are not yet supported for actual logic synthesis — the intention is to add them soon.
| * | | | | Merge pull request #1452 from nakengelhardt/fix_dsp_mem_regClifford Wolf2019-10-222-0/+2
| |\ \ \ \ \ | | |_|_|_|/ | |/| | | | Call memory_dff before DSP mapping to reserve registers (fixes #1447)
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-07 06:25:35 +0000