aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
Commit message (Collapse)AuthorAgeFilesLines
...
* | | Add (* abc_flop_q *) to brams_bb.vEddie Hung2019-06-041-8/+8
| | |
* | | Fix name clashEddie Hung2019-06-041-11/+11
| | |
* | | Add mux_map.v for wide muxEddie Hung2019-06-044-30/+82
| | |
* | | Move ff_map back after ABC for shregmapEddie Hung2019-06-031-4/+4
| | |
* | | Respect -nocarryEddie Hung2019-06-031-1/+3
| | |
* | | Fix pmux2shiftx logicEddie Hung2019-06-031-1/+1
| | |
* | | Merge mistakeEddie Hung2019-06-031-14/+6
| | |
* | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-06-031-1/+5
|\| |
| * | Remove extra newlineEddie Hung2019-06-031-1/+0
| | |
| * | Execute techmap and arith_map simultaneouslyEddie Hung2019-06-031-6/+6
| | |
* | | TypoEddie Hung2019-06-031-1/+1
| | |
* | | IS_C_INVERTEDEddie Hung2019-06-031-4/+4
| | |
* | | Fix `ifndefEddie Hung2019-06-031-1/+1
| | |
* | | Make SB_LUT4 a whitebox, SB_DFF a blackbox (for now)Eddie Hung2019-06-034-8/+8
| | |
* | | OoopsieEddie Hung2019-06-031-1/+1
| | |
* | | Consistent with xilinxEddie Hung2019-06-033-4/+4
| | |
* | | Add flops as blackboxesEddie Hung2019-05-312-0/+27
| | |
* | | Add FD*E_1 -> FD*E techmap rulesEddie Hung2019-05-311-5/+31
| | |
* | | Techmap flops before ABC againEddie Hung2019-05-311-4/+4
| | |
* | | Merge branch 'xaig' into xc7muxEddie Hung2019-05-312-1/+2
|\ \ \
| * | | Use nonblockingEddie Hung2019-04-231-1/+1
| | | |
| * | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-226-36/+222
| |\ \ \
* | | | | Remove whitebox attribute from DRAMs for nowEddie Hung2019-05-301-2/+2
| | | | |
* | | | | Carry in/out to be the last input/output for chains to be preservedEddie Hung2019-05-302-12/+15
| | | | |
* | | | | Some more realistic delays...Eddie Hung2019-05-291-7/+7
| | | | |
* | | | | TypoEddie Hung2019-05-281-1/+1
| | | | |
* | | | | Make MUXF{7,8} and CARRY4 whiteboxEddie Hung2019-05-271-3/+3
| | | | |
* | | | | Re-enable lib_whiteboxEddie Hung2019-05-271-5/+5
| | | | |
* | | | | BlackboxesEddie Hung2019-05-262-10/+10
| | | | |
* | | | | Muck about with LUT delays some moreEddie Hung2019-05-261-5/+5
| | | | |
* | | | | Try new LUT delaysEddie Hung2019-05-241-8/+11
| | | | |
* | | | | Transpose CARRY4 delaysEddie Hung2019-05-241-10/+8
| | | | |
* | | | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-05-231-0/+4
|\ \ \ \ \ | | |_|/ / | |/| | |
| * | | | Add "min bits" and "min wports" to xilinx dram rulesEddie Hung2019-05-231-0/+4
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/opt_rmdff' into xc7muxEddie Hung2019-05-231-2/+4
|\| | | |
| * | | | Add "wreduce -keepdc", fixes #1016Clifford Wolf2019-05-201-2/+4
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | Add whitebox support to DRAMEddie Hung2019-05-235-24/+26
| | | | |
* | | | | shift register inference before muxEddie Hung2019-05-221-3/+3
| | | | |
* | | | | Fix/workaround symptom unveiled by #1023Eddie Hung2019-05-211-4/+14
| | | | |
* | | | | Instead of MUXCY/XORCY use CARRY4 (with timing)Eddie Hung2019-05-214-11/+20
| | | | |
* | | | | Modify LUT area cost to be same as old abcEddie Hung2019-05-211-10/+9
| | | | |
* | | | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-05-215-230/+421
|\| | | |
| * | | | ice40/cells_sim.v: Add support for TRIM input to SB_HFOSCSylvain Munaut2019-05-131-0/+11
| | |_|/ | |/| | | | | | | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
| * | | Add "stat -tech xilinx"Clifford Wolf2019-05-111-1/+1
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Fix formatting for synth_intel.ccBen Widawsky2019-05-091-222/+211
| | | | | | | | | | | | | | | | | | | | | | | | This is realized through the recently added .clang-format file. Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
| * | | Add "synth_xilinx -arch"Clifford Wolf2019-05-071-1/+13
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Merge remote-tracking branch 'origin/master' into clifford/specifyEddie Hung2019-05-036-178/+124
| |\ \ \
| | * | | Rename cells_map.v to prevent clash with ff_map.vEddie Hung2019-05-031-6/+8
| | | | |
| | * | | Merge pull request #969 from YosysHQ/clifford/pmgenstuffClifford Wolf2019-05-032-0/+4
| | |\ \ \ | | | | | | | | | | | | Improve pmgen, Add "peepopt" pass with shift-mul pattern
| * | | | | Improve $specrule interfaceClifford Wolf2019-04-231-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>