aboutsummaryrefslogtreecommitdiffstats
path: root/examples/cmos/testbench_digital.sh
blob: 5836c97a6932c1a93a5e63e0166b33cf988e93ab (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
#!/bin/bash

# iverlog simulation
echo "Doing Verilog simulation with iverilog"
iverilog -o dsn counter.v counter_tb.v 
./dsn -lxt2
gtkwave counter_tb.vcd &

# yosys synthesis
set -ex

../../yosys counter_digital.ys

# requires ngspice with xspice support enabled:
ngspice testbench_digital.sp