blob: 3bef59fb3165a8d4ecaa76b346105db48b58d533 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
|
module test(D, C, E, R, Q);
parameter [0:0] CLKPOL = 0;
parameter [0:0] ENABLE_EN = 0;
parameter [0:0] RESET_EN = 0;
parameter [0:0] RESET_VAL = 0;
(* gentb_clock *)
input D, C, E, R;
output Q;
wire gated_reset = R & RESET_EN;
wire gated_enable = E | ~ENABLE_EN;
reg posedge_q, negedge_q;
always @(posedge C, posedge gated_reset)
if (gated_reset)
posedge_q <= RESET_VAL;
else if (gated_enable)
posedge_q <= D;
always @(negedge C, posedge gated_reset)
if (gated_reset)
negedge_q <= RESET_VAL;
else if (gated_enable)
negedge_q <= D;
assign Q = CLKPOL ? posedge_q : negedge_q;
endmodule
|
