tests/memlib/memlib_block_sdp.txt


1
2
3
4
5
6
7
8
9
10
11
12

ram block \RAM_BLOCK_SDP {
	cost 64;
	abits 10;
	widths 1 2 4 8 16 per_port;
	init any;
	port sw "W" {
		clock anyedge;
	}
	port sr "R" {
		clock anyedge;
	}
}