aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/generic/files
diff options
context:
space:
mode:
authorGabor Juhos <juhosg@openwrt.org>2013-02-14 14:55:40 +0000
committerGabor Juhos <juhosg@openwrt.org>2013-02-14 14:55:40 +0000
commitf31cd4f577b371955ab6241d5ba7f6844fa05837 (patch)
tree624498a801551585d95c57395a99c68824881f60 /target/linux/generic/files
parente4468b8202b343b193fcb249e96dcff14583d944 (diff)
downloadmaster-187ad058-f31cd4f577b371955ab6241d5ba7f6844fa05837.tar.gz
master-187ad058-f31cd4f577b371955ab6241d5ba7f6844fa05837.tar.bz2
master-187ad058-f31cd4f577b371955ab6241d5ba7f6844fa05837.zip
generic: ar8216: move PHY4 RGMII workaround code out of the loop
Signed-off-by: Gabor Juhos <juhosg@openwrt.org> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@35603 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/generic/files')
-rw-r--r--target/linux/generic/files/drivers/net/phy/ar8216.c22
1 files changed, 11 insertions, 11 deletions
diff --git a/target/linux/generic/files/drivers/net/phy/ar8216.c b/target/linux/generic/files/drivers/net/phy/ar8216.c
index 97a2cca6c0..b34c2a8637 100644
--- a/target/linux/generic/files/drivers/net/phy/ar8216.c
+++ b/target/linux/generic/files/drivers/net/phy/ar8216.c
@@ -820,20 +820,20 @@ ar8316_hw_init(struct ar8216_priv *priv)
priv->write(priv, AR8316_REG_POSTRIP, newval);
+ if (priv->port4_phy &&
+ priv->phy->interface == PHY_INTERFACE_MODE_RGMII) {
+ /* work around for phy4 rgmii mode */
+ ar8216_phy_dbg_write(priv, 4, 0x12, 0x480c);
+ /* rx delay */
+ ar8216_phy_dbg_write(priv, 4, 0x0, 0x824e);
+ /* tx delay */
+ ar8216_phy_dbg_write(priv, 4, 0x5, 0x3d47);
+ msleep(1000);
+ }
+
/* Initialize the ports */
bus = priv->mii_bus;
for (i = 0; i < 5; i++) {
- if ((i == 4) && priv->port4_phy &&
- priv->phy->interface == PHY_INTERFACE_MODE_RGMII) {
- /* work around for phy4 rgmii mode */
- ar8216_phy_dbg_write(priv, i, 0x12, 0x480c);
- /* rx delay */
- ar8216_phy_dbg_write(priv, i, 0x0, 0x824e);
- /* tx delay */
- ar8216_phy_dbg_write(priv, i, 0x5, 0x3d47);
- msleep(1000);
- }
-
/* initialize the port itself */
mdiobus_write(bus, i, MII_ADVERTISE,
ADVERTISE_ALL | ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);