aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/mvebu/patches-3.8/041-arm_mvebu_add_pcie_dt_mirabox.patch
diff options
context:
space:
mode:
authorLuka Perkov <luka@openwrt.org>2013-09-27 01:52:28 +0000
committerLuka Perkov <luka@openwrt.org>2013-09-27 01:52:28 +0000
commite0e36cb5d987c6515f2b9c6ed4e4df6c84f18541 (patch)
tree90b32b568e37dd68264a916ebdcdb807897b2451 /target/linux/mvebu/patches-3.8/041-arm_mvebu_add_pcie_dt_mirabox.patch
parent896a6277b51daa7f253d849a7a501959dfcf705e (diff)
downloadmaster-187ad058-e0e36cb5d987c6515f2b9c6ed4e4df6c84f18541.tar.gz
master-187ad058-e0e36cb5d987c6515f2b9c6ed4e4df6c84f18541.tar.bz2
master-187ad058-e0e36cb5d987c6515f2b9c6ed4e4df6c84f18541.zip
mvebu: drop 3.8 support
Signed-off-by: Luka Perkov <luka@openwrt.org> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@38225 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/mvebu/patches-3.8/041-arm_mvebu_add_pcie_dt_mirabox.patch')
-rw-r--r--target/linux/mvebu/patches-3.8/041-arm_mvebu_add_pcie_dt_mirabox.patch32
1 files changed, 0 insertions, 32 deletions
diff --git a/target/linux/mvebu/patches-3.8/041-arm_mvebu_add_pcie_dt_mirabox.patch b/target/linux/mvebu/patches-3.8/041-arm_mvebu_add_pcie_dt_mirabox.patch
deleted file mode 100644
index 1b6089eef8..0000000000
--- a/target/linux/mvebu/patches-3.8/041-arm_mvebu_add_pcie_dt_mirabox.patch
+++ /dev/null
@@ -1,32 +0,0 @@
-The Globalscale Mirabox platform uses one PCIe interface for an
-available mini-PCIe slot, and the other PCIe interface for an internal
-USB 3.0 controller. We add the necessary Device Tree informations to
-enable those two interfaces.
-
-Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
----
- arch/arm/boot/dts/armada-370-mirabox.dts | 14 ++++++++++++++
- 1 file changed, 14 insertions(+)
-
---- a/arch/arm/boot/dts/armada-370-mirabox.dts
-+++ b/arch/arm/boot/dts/armada-370-mirabox.dts
-@@ -70,5 +70,19 @@
- usb@d0051000 {
- status = "okay";
- };
-+
-+ pcie-controller {
-+ status = "okay";
-+
-+ /* Internal mini-PCIe connector */
-+ pcie0@0xd0040000 {
-+ status = "okay";
-+ };
-+
-+ /* Connected on the PCB to a USB 3.0 XHCI controller */
-+ pcie1@0xd0080000 {
-+ status = "okay";
-+ };
-+ };
- };
- };