diff options
| author | John Crispin <blogic@openwrt.org> | 2014-04-13 18:01:08 +0000 |
|---|---|---|
| committer | John Crispin <blogic@openwrt.org> | 2014-04-13 18:01:08 +0000 |
| commit | b7957c0e8f9c15b367ab5e60e0d1dc6305f88876 (patch) | |
| tree | 52559e49a1ecc29b9e9b365128bc4a8468ac58e7 /target/linux/ramips/patches-3.10/0118-NET-MIPS-add-ralink-SoC-ethernet-driver.patch | |
| parent | cea1c38b0ad95669e3a6d716d0a8f72d03ba2c62 (diff) | |
| download | master-187ad058-b7957c0e8f9c15b367ab5e60e0d1dc6305f88876.tar.gz master-187ad058-b7957c0e8f9c15b367ab5e60e0d1dc6305f88876.tar.bz2 master-187ad058-b7957c0e8f9c15b367ab5e60e0d1dc6305f88876.zip | |
ralink: add port_init for rt2880
Forgotten patch to fix ethernet for rt2880.
Based on previously submitted patch from Claudio.
Signed-off-by: Roman Yeryomin <roman@advem.lv>
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@40504 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/ramips/patches-3.10/0118-NET-MIPS-add-ralink-SoC-ethernet-driver.patch')
| -rw-r--r-- | target/linux/ramips/patches-3.10/0118-NET-MIPS-add-ralink-SoC-ethernet-driver.patch | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/target/linux/ramips/patches-3.10/0118-NET-MIPS-add-ralink-SoC-ethernet-driver.patch b/target/linux/ramips/patches-3.10/0118-NET-MIPS-add-ralink-SoC-ethernet-driver.patch index 103c8180f4..75f78bff94 100644 --- a/target/linux/ramips/patches-3.10/0118-NET-MIPS-add-ralink-SoC-ethernet-driver.patch +++ b/target/linux/ramips/patches-3.10/0118-NET-MIPS-add-ralink-SoC-ethernet-driver.patch @@ -4717,7 +4717,7 @@ Signed-off-by: John Crispin <blogic@openwrt.org> +MODULE_DEVICE_TABLE(of, of_fe_match); --- /dev/null +++ b/drivers/net/ethernet/ralink/soc_rt2880.c -@@ -0,0 +1,51 @@ +@@ -0,0 +1,52 @@ +/* + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by @@ -4761,6 +4761,7 @@ Signed-off-by: John Crispin <blogic@openwrt.org> + .mdio_read = rt2880_mdio_read, + .mdio_write = rt2880_mdio_write, + .mdio_adjust_link = rt2880_mdio_link_adjust, ++ .port_init = rt2880_port_init, +}; + +const struct of_device_id of_fe_match[] = { |