1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
|
From 840202d23892baaff74be11ec71c3ffc6ad6298e Mon Sep 17 00:00:00 2001
From: Tim Harvey <tharvey@gateworks.com>
Date: Tue, 20 Jan 2015 08:46:55 -0800
Subject: [PATCH] ARM: dts: imx6 ventana: Add PCI nodes for on-board PCI
devices
If the PCI nodes are defined, drivers can access information from the DT.
For example, the sky2 enet driver can obtain the mac address configured
from the bootloader (which is applied to the DT node with the ethernet1 alias).
Signed-off-by: Tim Harvey <tharvey@gateworks.com>
---
arch/arm/boot/dts/imx6qdl-gw53xx.dtsi | 38 +++++++++++++++++++++++++++++++++--
arch/arm/boot/dts/imx6qdl-gw54xx.dtsi | 38 +++++++++++++++++++++++++++++++++--
2 files changed, 72 insertions(+), 4 deletions(-)
--- a/arch/arm/boot/dts/imx6qdl-gw53xx.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-gw53xx.dtsi
@@ -280,8 +280,42 @@
reset-gpio = <&gpio1 29 GPIO_ACTIVE_LOW>;
status = "okay";
- eth1: sky2@8 { /* MAC/PHY on bus 8 */
- compatible = "marvell,sky2";
+ pcie@0,0 {
+ /* 00:00.0 0604: 16c3:abcd root host-bridge */
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ reg = <0x0 0 0 0 0>;
+
+ pcie@0,0 {
+ /* 01:00.0 0604: 10b5:8609 PEX switch bridge */
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ reg = <0x0 0 0 0 0>;
+
+ /*
+ * GigE PCI dev node needs to be defined so that enet
+ * driver can use it to obtain its boot-loader
+ * specified MAC
+ */
+ pcie@4,0 {
+ /* 02:04.0 0604: 10b5:8609: PEX port bridge */
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ reg = <0x2000 0 0 0 0>;
+
+ eth1: pci@0,0 {
+ /* 04:00.0 0200: 11ab:4380: GigE */
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ reg = <0x0 0 0 0 0>;
+ compatible = "marvell,sky2";
+ };
+ };
+ };
};
};
--- a/arch/arm/boot/dts/imx6qdl-gw54xx.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-gw54xx.dtsi
@@ -369,8 +369,42 @@
reset-gpio = <&gpio1 29 GPIO_ACTIVE_LOW>;
status = "okay";
- eth1: sky2@8 { /* MAC/PHY on bus 8 */
- compatible = "marvell,sky2";
+ pcie@0,0 {
+ /* 00:00.0 0604: 16c3:abcd root host-bridge */
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ reg = <0x0 0 0 0 0>;
+
+ pcie@0,0 {
+ /* 01:00.0 0604: 10b5:8609 PEX switch bridge */
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ reg = <0x0 0 0 0 0>;
+
+ /*
+ * GigE PCI dev node needs to be defined so that enet
+ * driver can use it to obtain its boot-loader
+ * specified MAC
+ */
+ pcie@8,0 {
+ /* 02:08.0 0604: 10b5:8609: PEX port bridge */
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ reg = <0x4000 0 0 0 0>;
+
+ eth1: pci@0,0 {
+ /* 08:00.0 0200: 11ab:4380: GigE */
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ reg = <0x0 0 0 0 0>;
+ compatible = "marvell,sky2";
+ };
+ };
+ };
};
};
|
