1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
|
#include "mt7628an.dtsi"
#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
/ {
compatible = "wavlink,wl-wn575a3", "mediatek,mt7628an-soc";
model = "Wavlink WL-WN575A3";
keys {
compatible = "gpio-keys";
reset {
label = "reset";
gpios = <&gpio 43 GPIO_ACTIVE_LOW>;
linux,code = <KEY_RESTART>;
};
wps {
label = "wps";
gpios = <&gpio 38 GPIO_ACTIVE_LOW>;
linux,code = <KEY_WPS_BUTTON>;
};
};
leds {
compatible = "gpio-leds";
wifi-high {
label = "wl-wn575a3:green:wifi-high";
gpios = <&gpio 37 GPIO_ACTIVE_LOW>;
};
wifi-med {
label = "wl-wn575a3:green:wifi-med";
gpios = <&gpio 11 GPIO_ACTIVE_LOW>;
};
wifi-low {
label = "wl-wn575a3:green:wifi-low";
gpios = <&gpio 44 GPIO_ACTIVE_LOW>;
};
wps {
label = "wl-wn575a3:green:wps";
gpios = <&gpio 4 GPIO_ACTIVE_LOW>;
};
};
};
&state_default {
gpio {
groups = "i2c", "wled_an", "gpio", "refclk", "wdt", "p0led_an";
function = "gpio";
};
};
&pcie {
status = "okay";
};
&pcie0 {
mt76@0,0 {
reg = <0x0000 0 0 0 0>;
mediatek,mtd-eeprom = <&factory 0x8000>;
ieee80211-freq-limit = <5000000 6000000>;
};
};
&spi0 {
status = "okay";
flash@0 {
compatible = "jedec,spi-nor";
reg = <0>;
spi-max-frequency = <10000000>;
partitions {
compatible = "fixed-partitions";
#address-cells = <1>;
#size-cells = <1>;
partition@0 {
label = "u-boot";
reg = <0x0 0x30000>;
read-only;
};
partition@30000 {
label = "u-boot-env";
reg = <0x30000 0x10000>;
read-only;
};
factory: partition@40000 {
label = "factory";
reg = <0x40000 0x10000>;
read-only;
};
partition@50000 {
compatible = "denx,uimage";
label = "firmware";
reg = <0x50000 0x7b0000>;
};
};
};
};
&wmac {
status = "okay";
};
ðernet {
mtd-mac-address = <&factory 0x28>;
};
&esw {
mediatek,portmap = <0x2f>;
};
|
