aboutsummaryrefslogtreecommitdiffstats
path: root/rayer_spi.c
diff options
context:
space:
mode:
authorNikolai Artemiev <nartemiev@google.com>2021-05-08 17:31:23 +1000
committerAngel Pons <th3fanbus@gmail.com>2021-06-10 10:36:22 +0000
commit91254c5bca32c6c2ece8062047f6f3d0953a7113 (patch)
treee212d368246627ef8bfa9f8380b9b8dbaaaffa00 /rayer_spi.c
parentf41d24823c1703e328fc27588bbcf3c96eecdbc9 (diff)
downloadflashrom-91254c5bca32c6c2ece8062047f6f3d0953a7113.tar.gz
flashrom-91254c5bca32c6c2ece8062047f6f3d0953a7113.tar.bz2
flashrom-91254c5bca32c6c2ece8062047f6f3d0953a7113.zip
flashchips.c: add support for W25Q32JW...M
The chip was added to cros flashrom in `commit 1fc77dd1ee27a5d6e58a82c6ed6ed390a15372d7`. Quoting from the commit message: > We have varied the correct chip name is reported as well as > write and read 16MBytes of random data and verified the checksum's match. > Further, --wp-list appears to report the correct ranges. > > BUG=b:130199963 > BRANCH=none > TEST=Ran flashrom with a Dediprog SF100, RW random data and checksum matched. Change-Id: I7425e12658dd69c4ec8d3309dd591d09a935bb4d Signed-off-by: Nikolai Artemiev <nartemiev@google.com> Reviewed-on: https://review.coreboot.org/c/flashrom/+/53946 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Edward O'Callaghan <quasisec@chromium.org> Reviewed-by: David Hendricks <david.hendricks@gmail.com>
Diffstat (limited to 'rayer_spi.c')
0 files changed, 0 insertions, 0 deletions