aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
* testsuite/synth: add a test for #1731Tristan Gingold2021-04-212-0/+24
|
* synth-vhdl_oper.adb: handle resize uns/uns. For #1731Tristan Gingold2021-04-211-0/+12
|
* synth-vhdl_oper.adb: adjust previous patch and testTristan Gingold2021-04-212-2/+17
| | | | | resize with two signed parameters extract the size of the second parameter to resize the first one.
* testsuite/synth: add a test for #1731Tristan Gingold2021-04-213-0/+221
|
* synth-vhdl_oper.adb: handle resize sgn/sgn. Fix #1731Tristan Gingold2021-04-211-0/+1
| | | | With an hint from T.Meissner
* synth: extract synth-memtype from synth-objtypesTristan Gingold2021-04-2115-124/+193
|
* Revert changing parameter types of Get-VHDLVariables functionMartin Bahlinger2021-04-201-2/+2
| | | | This change from commit 9c4c05cc led to "positional parameter cannot be found" error with PS 5.1
* Move --std= parameter before -frelaxed-rulesMartin Bahlinger2021-04-207-10/+10
| | | | This is required for script to work also with ghdl > 0.37 and --std=08
* VHPI: improve C enum interopMarlon James2021-04-193-66/+113
|
* VHPI: add tracing testsMarlon James2021-04-1810-4/+154
|
* VHPI: add tracingMarlon James2021-04-182-141/+706
|
* Update license headerMarlon James2021-04-182-36/+19
|
* testsuite/gna: add a test for #1726Tristan Gingold2021-04-173-0/+47
|
* vhdl: handle object interface using an interface type. Fix #1726Tristan Gingold2021-04-173-4/+56
|
* testsuite/gna: add a test for #1727Tristan Gingold2021-04-162-0/+24
|
* vhdl-sem_names: avoid a crash for invalid user attribute prefix. Fix #1727Tristan Gingold2021-04-161-1/+2
|
* synth: renaming (synth-heap -> synth-vhdl_heap)Tristan Gingold2021-04-165-11/+11
|
* synth: renaming (synth-static_proc -> synth-vhdl_static_proc)Tristan Gingold2021-04-163-6/+6
|
* synth: refactoring (synth.files_operations -> synth.vhdl_files)Tristan Gingold2021-04-166-11/+11
|
* synth: renaming (synth.oper -> synth.vhdl_oper)Tristan Gingold2021-04-164-11/+11
|
* synth: refactoring (synth.aggr -> synth.vhdl_aggr)Tristan Gingold2021-04-163-7/+7
|
* synth: rename synth-context to synth-vhdl_contextTristan Gingold2021-04-1616-25/+25
|
* testsuite/gna: add a test for #1724Tristan Gingold2021-04-152-0/+11
|
* vhdl: also allow type and subtype declarations in vunit. For #1724Tristan Gingold2021-04-152-0/+4
|
* testsuite/synth: add a test for previous commitTristan Gingold2021-04-152-0/+72
|
* synth: avoid crash in case of non-elaboratable generic.Tristan Gingold2021-04-152-4/+10
|
* vhdl-canon_psl: handle imp_boolTristan Gingold2021-04-151-2/+3
|
* testsuite/gna: add test for #1724Tristan Gingold2021-04-153-0/+33
|
* vhdl: handle constant declarations in PSL vunit. Fix #1724Tristan Gingold2021-04-152-0/+2
|
* testsuite/gna: add tests for #1721Tristan Gingold2021-04-133-0/+43
|
* testsuite/gna: add a test for #1721Tristan Gingold2021-04-132-0/+22
|
* trans-chap9: handle N_Imp_Bool for PSL. For #1721Tristan Gingold2021-04-131-0/+21
|
* testsuite/gna: add a test for #1721Tristan Gingold2021-04-132-0/+29
|
* psl: suffix implication are properties (for simple subset). For #1721Tristan Gingold2021-04-133-6/+5
|
* testsuite/gna: add a test for #1721Tristan Gingold2021-04-133-0/+80
|
* vhdl-sem_psl.adb: can also extract clock from SERE. For #1721Tristan Gingold2021-04-131-1/+5
|
* testsuite/gna: add a test for #1717Tristan Gingold2021-04-112-0/+60
|
* vhdl-sem_names.adb: fix check for object prefix of subtype attribute. Fix #1717Tristan Gingold2021-04-111-3/+1
|
* src: Clarify error for conditional signal assignment.Ondrej Ille2021-04-111-1/+2
|
* src: Allow case generate only in VHDL 2008.Ondrej Ille2021-04-111-0/+1
|
* src: Unify check for VHDL at least 2008Ondrej Ille2021-04-111-47/+25
|
* trans-chap9.adb: fix out of scope reference.Tristan Gingold2021-04-101-2/+3
|
* testsuite/gna: add a test for #1718Tristan Gingold2021-04-102-0/+20
|
* ghdldrv,configure: allow LIB.UNIT name for -e/-r commands. Fix #1718Tristan Gingold2021-04-108-38/+129
|
* src/grt: Avhpi - Specify enum numbers as in VHDL LRM. Add 2008 version ↵Ondrej Ille2021-04-081-5/+483
| | | | enumerations. Update "DEPRECATED" suffices.
* testsuite: Adjust regression for new format of PSL report.Ondrej Ille2021-04-082-6/+12
|
* src: Fix PSL start count assignment for PSL endpoints.Ondrej Ille2021-04-081-9/+9
|
* src: Introduce two separate PSL counters (Finish and Start).Ondrej Ille2021-04-085-19/+57
| | | | | | Finish counter corresponds to legacy count. Start counter corresponds to number of times start state is left (assertion is triggered).
* src: Adjust grt-psl to use PSL RTI type.Ondrej Ille2021-04-081-5/+5
|
* src: Adjust disp-rti for new PSL RTI type.Ondrej Ille2021-04-081-12/+27
|
generated by cgit v1.2.3 (git 2.25.1) at 2025-08-04 14:06:41 +0000