aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Add a test that compares a ghw dump with a known previous dump to check for r...Ben Reynwar2021-04-233-0/+8662
* move ghwlib and ghwdump sources to subdir 'ghw'umarcor2021-04-234-2/+2
* Makefile: add and use all.ghw, install.ghw and uninstall.ghw targetsumarcor2021-04-234-25/+22
* Makefile: move vhdlib, vpi and libghdl (un)install depsumarcor2021-04-231-10/+10
* src: Minor clarifications in Error messages for Warning and VHDL std options.Ondrej Ille2021-04-221-4/+6
* grt: Use GRTs sort for dump table.Ondrej Ille2021-04-221-9/+19
* grt-avls: optimize, disable debug check after insertMartin Jeřábek2021-04-221-4/+4
* grt: optimize wave dumpMartin Jeřábek2021-04-224-11/+49
* doc/using: document command 'elab-order' (79fc4b05)umarcor2021-04-221-0/+18
* doc: style, use 'file...' consistentlyumarcor2021-04-222-2/+2
* doc: style, use '[options...]' consistentlyumarcor2021-04-222-13/+13
* doc/synth: clarify that we need '-e' for resolving the ambiguity between a un...umarcor2021-04-221-13/+21
* doc: add/rename '[library.]top_unit [arch]', style (849a25e0)umarcor2021-04-223-299/+371
* doc: pin sphinx to v3.3.1 to prevent search bugumarcor2021-04-221-1/+1
* testsuite/synth: add a test for #1731Tristan Gingold2021-04-212-0/+24
* synth-vhdl_oper.adb: handle resize uns/uns. For #1731Tristan Gingold2021-04-211-0/+12
* synth-vhdl_oper.adb: adjust previous patch and testTristan Gingold2021-04-212-2/+17
* testsuite/synth: add a test for #1731Tristan Gingold2021-04-213-0/+221
* synth-vhdl_oper.adb: handle resize sgn/sgn. Fix #1731Tristan Gingold2021-04-211-0/+1
* synth: extract synth-memtype from synth-objtypesTristan Gingold2021-04-2115-124/+193
* Revert changing parameter types of Get-VHDLVariables functionMartin Bahlinger2021-04-201-2/+2
* Move --std= parameter before -frelaxed-rulesMartin Bahlinger2021-04-207-10/+10
* VHPI: improve C enum interopMarlon James2021-04-193-66/+113
* VHPI: add tracing testsMarlon James2021-04-1810-4/+154
* VHPI: add tracingMarlon James2021-04-182-141/+706
* Update license headerMarlon James2021-04-182-36/+19
* testsuite/gna: add a test for #1726Tristan Gingold2021-04-173-0/+47
* vhdl: handle object interface using an interface type. Fix #1726Tristan Gingold2021-04-173-4/+56
* testsuite/gna: add a test for #1727Tristan Gingold2021-04-162-0/+24
* vhdl-sem_names: avoid a crash for invalid user attribute prefix. Fix #1727Tristan Gingold2021-04-161-1/+2
* synth: renaming (synth-heap -> synth-vhdl_heap)Tristan Gingold2021-04-165-11/+11
* synth: renaming (synth-static_proc -> synth-vhdl_static_proc)Tristan Gingold2021-04-163-6/+6
* synth: refactoring (synth.files_operations -> synth.vhdl_files)Tristan Gingold2021-04-166-11/+11
* synth: renaming (synth.oper -> synth.vhdl_oper)Tristan Gingold2021-04-164-11/+11
* synth: refactoring (synth.aggr -> synth.vhdl_aggr)Tristan Gingold2021-04-163-7/+7
* synth: rename synth-context to synth-vhdl_contextTristan Gingold2021-04-1616-25/+25
* testsuite/gna: add a test for #1724Tristan Gingold2021-04-152-0/+11
* vhdl: also allow type and subtype declarations in vunit. For #1724Tristan Gingold2021-04-152-0/+4
* testsuite/synth: add a test for previous commitTristan Gingold2021-04-152-0/+72
* synth: avoid crash in case of non-elaboratable generic.Tristan Gingold2021-04-152-4/+10
* vhdl-canon_psl: handle imp_boolTristan Gingold2021-04-151-2/+3
* testsuite/gna: add test for #1724Tristan Gingold2021-04-153-0/+33
* vhdl: handle constant declarations in PSL vunit. Fix #1724Tristan Gingold2021-04-152-0/+2
* testsuite/gna: add tests for #1721Tristan Gingold2021-04-133-0/+43
* testsuite/gna: add a test for #1721Tristan Gingold2021-04-132-0/+22
* trans-chap9: handle N_Imp_Bool for PSL. For #1721Tristan Gingold2021-04-131-0/+21
* testsuite/gna: add a test for #1721Tristan Gingold2021-04-132-0/+29
* psl: suffix implication are properties (for simple subset). For #1721Tristan Gingold2021-04-133-6/+5
* testsuite/gna: add a test for #1721Tristan Gingold2021-04-133-0/+80
* vhdl-sem_psl.adb: can also extract clock from SERE. For #1721Tristan Gingold2021-04-131-1/+5
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-30 05:29:04 +0000