testsuite/synth/issue1591/repro4.vhdl


1
2
3
4
5
6
7
8
9
10
11
12

entity repro4 is
  port (o : out boolean);
end entity repro4;

architecture arch of repro4 is
begin
  testG : if true generate
    signal b : boolean := true;
  begin
    o <= b;
  end generate testG;
end;