aboutsummaryrefslogtreecommitdiffstats
path: root/ecp5/arch.cc
diff options
context:
space:
mode:
authorDavid Shah <davey1576@gmail.com>2018-11-03 10:57:21 +0000
committerGitHub <noreply@github.com>2018-11-03 10:57:21 +0000
commit158212417f5d8739231a64b60a880e25b418556c (patch)
tree176a14bbdb6cedc38576f9f274fccf8aa6986a1a /ecp5/arch.cc
parent0a52133865f2e935add8dddb62e206f1ca3986a7 (diff)
parent04f9b87101cc10356ccee8d189e3201258782daa (diff)
downloadnextpnr-158212417f5d8739231a64b60a880e25b418556c.tar.gz
nextpnr-158212417f5d8739231a64b60a880e25b418556c.tar.bz2
nextpnr-158212417f5d8739231a64b60a880e25b418556c.zip
Merge pull request #101 from daveshah1/ecp5_pll
WIP: ecp5: Add PLL support and improve global promotion/routint
Diffstat (limited to 'ecp5/arch.cc')
-rw-r--r--ecp5/arch.cc2
1 files changed, 2 insertions, 0 deletions
diff --git a/ecp5/arch.cc b/ecp5/arch.cc
index ab3e15c0..4a0b31b5 100644
--- a/ecp5/arch.cc
+++ b/ecp5/arch.cc
@@ -651,6 +651,8 @@ TimingPortClass Arch::getPortTimingClass(const CellInfo *cell, IdString port, Id
return TMG_IGNORE; // FIXME
} else if (cell->type == id_ALU54B) {
return TMG_IGNORE; // FIXME
+ } else if (cell->type == id_EHXPLLL) {
+ return TMG_IGNORE;
} else {
NPNR_ASSERT_FALSE_STR("no timing data for cell type '" + cell->type.str(this) + "'");
}