Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | ecp5: Add SYSCONFIG settings to bitstream | David Shah | 2020-07-12 | 4 | -3/+38 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Add parsing of SYSCONFIG line in LPF | David Shah | 2020-07-12 | 1 | -1/+20 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | Merge pull request #469 from YosysHQ/new_parts_fixes | Miodrag Milanović | 2020-07-08 | 5 | -16/+43 |
|\ | | | | | Fixes for new part types | ||||
| * | Fixes for new part types | Miodrag Milanovic | 2020-07-08 | 5 | -16/+43 |
|/ | |||||
* | Merge pull request #468 from YosysHQ/support_hx4k | David Shah | 2020-07-08 | 4 | -23/+121 |
|\ | | | | | Support 4K parts directly | ||||
| * | Use proper names in GUI | Miodrag Milanovic | 2020-07-08 | 2 | -24/+24 |
| | | |||||
| * | Support rest of parts | Miodrag Milanovic | 2020-07-08 | 4 | -13/+64 |
| | | |||||
| * | Missed adding option | Miodrag Milanovic | 2020-07-08 | 1 | -0/+2 |
| | | |||||
| * | Adding LP4K as well | Miodrag Milanovic | 2020-07-08 | 4 | -3/+18 |
| | | |||||
| * | Support 4K parts directly | Miodrag Milanovic | 2020-07-08 | 4 | -5/+35 |
|/ | |||||
* | Fix assert, check should be other way arround | Miodrag Milanovic | 2020-07-06 | 1 | -1/+1 |
| | |||||
* | Merge pull request #463 from YosysHQ/fix-archcheck | David Shah | 2020-07-02 | 7 | -9/+21 |
|\ | | | | | Fix arch checks, and add these to CI | ||||
| * | ci: Run --test architecture checks | David Shah | 2020-06-29 | 2 | -0/+7 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | ci: Bump trellis and icestorm versions to latest | David Shah | 2020-06-29 | 1 | -3/+3 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | ecp5: Fix getTileBelDimZ | David Shah | 2020-06-29 | 1 | -2/+3 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | Avoid low-value and slow pip name check for ECP5 | David Shah | 2020-06-29 | 1 | -2/+2 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | ice40: Fix getBelsByTile | David Shah | 2020-06-29 | 2 | -2/+6 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | | Merge pull request #465 from whitequark/fix-trellis-discovery | whitequark | 2020-07-01 | 2 | -4/+28 |
|\ \ | | | | | | | Improve Trellis discovery logic | ||||
| * | | CMake: improve logic for discovering Trellis. | whitequark | 2020-07-01 | 1 | -1/+25 |
| | | | |||||
| * | | CMake: fix path checks in chipdb build scripts. | whitequark | 2020-07-01 | 2 | -3/+3 |
|/ / | | | | | | | | | | | | | `if(NOT DEFINED)` is not appropriate since a variable that contains `-NOTFOUND` still counts as `DEFINED`. This can cause issues if configuration fails, writes `-NOTFOUND` to the cache, and is then restarted. | ||||
* / | ecp5: Fix derivation of OSCG timing constraint | David Shah | 2020-06-29 | 1 | -1/+5 |
|/ | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | placer1: Unlock even if placement fails | David Shah | 2020-06-29 | 1 | -0/+2 |
| | | | | | | | | Prevents a hang during routing when using --force Fixes #462 Signed-off-by: David Shah <dave@ds0.me> | ||||
* | Make python bindings consistent | Miodrag Milanovic | 2020-06-27 | 2 | -2/+4 |
| | |||||
* | Fix clangformat and execute it | Miodrag Milanovic | 2020-06-27 | 5 | -27/+23 |
| | |||||
* | Update git ignore locations | Miodrag Milanovic | 2020-06-27 | 3 | -3/+4 |
| | |||||
* | Update some URLs | David Shah | 2020-06-26 | 2 | -5/+5 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | Merge pull request #460 from whitequark/better-embed | David Shah | 2020-06-26 | 21 | -341/+266 |
|\ | | | | | Simplify and improve chipdb embedding/loading | ||||
| * | Simplify and improve chipdb embedding/loading. | whitequark | 2020-06-26 | 21 | -341/+266 |
| | | |||||
* | | Update COPYING | David Shah | 2020-06-25 | 1 | -6/+6 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | | HeAP: Add timeout to IO placement | David Shah | 2020-06-25 | 1 | -0/+4 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | | Fix typo | whitequark | 2020-06-25 | 1 | -1/+1 |
|/ | |||||
* | Merge pull request #459 from whitequark/better-chipdb | David Shah | 2020-06-25 | 14 | -293/+362 |
|\ | | | | | CMake: rewrite chipdb handling from ground up | ||||
| * | CMake: require at least version 3.5 (Ubuntu 16.04). | whitequark | 2020-06-25 | 4 | -5/+4 |
| | | |||||
| * | CMake: rewrite chipdb handling from ground up. | whitequark | 2020-06-25 | 13 | -288/+358 |
| | | |||||
| * | CMake: only request a CXX compiler. | whitequark | 2020-06-24 | 2 | -2/+2 |
| | | |||||
* | | Merge pull request #458 from whitequark/patch-1 | David Shah | 2020-06-24 | 1 | -3/+0 |
|\ \ | |/ |/| | Remove dead links from README | ||||
| * | Remove dead links from README | whitequark | 2020-06-24 | 1 | -3/+0 |
|/ | |||||
* | Merge pull request #457 from whitequark/better-bba | David Shah | 2020-06-24 | 3 | -22/+30 |
|\ | | | | | CMake: promote bba to a true subproject | ||||
| * | CMake: promote bba to a true subproject. | whitequark | 2020-06-23 | 3 | -22/+30 |
|/ | |||||
* | clangformat | David Shah | 2020-06-12 | 1 | -12/+6 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | Merge pull request #454 from YosysHQ/ecp5-global-place | David Shah | 2020-06-10 | 1 | -2/+44 |
|\ | | | | | ecp5: Fix placement of DCCs to guarantee routeability | ||||
| * | ecp5: Fix placement of DCCs to guarantee routeability | David Shah | 2020-06-10 | 1 | -2/+44 |
|/ | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | Merge pull request #452 from smunaut/ice40_shiftreg_div_mode | David Shah | 2020-06-02 | 1 | -2/+12 |
|\ | | | | | ice40: Add support for the 2nd bit of SHIFTREG_DIV_MODE | ||||
| * | ice40: Add fallback behavior for Extra Cell config bits vectors | Sylvain Munaut | 2020-06-02 | 1 | -1/+11 |
| | | | | | | | | | | | | | | This helps make new nextpnr compatible with old chipdbs when a parameters goes from single bit to multi bit. Signed-off-by: Sylvain Munaut <tnt@246tNt.com> | ||||
| * | ice40: Add support for the 2nd bit of SHIFTREG_DIV_MODE | Sylvain Munaut | 2020-06-02 | 1 | -1/+1 |
|/ | | | | | | This requires the matching chipdb update from icestorm project ! Signed-off-by: Sylvain Munaut <tnt@246tNt.com> | ||||
* | Merge pull request #447 from whitequark/wasi | David Shah | 2020-05-24 | 8 | -20/+108 |
|\ | | | | | Port nextpnr-{ice40,ecp5} to WASI | ||||
| * | Port nextpnr-{ice40,ecp5} to WASI. | whitequark | 2020-05-23 | 8 | -20/+108 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This involves very few changes, all typical to WASM ports: * WASM doesn't currently support threads or atomics so those are disabled. * WASM doesn't currently support exceptions so the exception machinery is stubbed out. * WASM doesn't (and can't) have mmap(), so an emulation library is used. That library currently doesn't support MAP_SHARED flags, so MAP_PRIVATE is used instead. There is also an update to bring ECP5 bbasm CMake rules to parity with iCE40 ones, since although it is possible to embed chipdb into nextpnr on WASM, a 200 MB WASM file has very few practical uses. The README is not updated and there is no included toolchain file because at the moment it's not possible to build nextpnr with upstream boost and wasi-libc. Boost requires a patch (merged, will be available in boost 1.74.0), wasi-libc requires a few unmerged patches. | ||||
* | | Merge pull request #440 from YosysHQ/lattice-fixes | David Shah | 2020-05-18 | 3 | -0/+28 |
|\ \ | | | | | | | Fixes for the Lattice SERDES eye demo designs | ||||
| * | | ecp5: Disconnect dedicated DCU inputs if connected to constants | David Shah | 2020-05-14 | 1 | -0/+12 |
| | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | ecp5: Improve global routing robustness | David Shah | 2020-05-14 | 1 | -0/+11 |
| | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> |