aboutsummaryrefslogtreecommitdiffstats
path: root/ecp5/arch.cc
Commit message (Expand)AuthorAgeFilesLines
* ecp5: DELAY fixesDavid Shah2019-02-251-5/+1
* ecp5: Improve packing densityDavid Shah2019-02-251-1/+1
* ecp5: Add criticality-based LUT permutationDavid Shah2019-02-251-1/+11
* ecp5: Delay tuningDavid Shah2019-02-251-18/+31
* ecp5: Fix global clock routing with multiclock DPRAMDavid Shah2019-02-251-3/+6
* ecp5: Router performance improvementsDavid Shah2019-02-251-4/+17
* ecp5: Implement budget overrides for carry chains and SLICE muxesDavid Shah2019-02-251-2/+12
* ecp5: Improve delay modelDavid Shah2019-02-251-3/+4
* ecp5: Speed up timing analysisDavid Shah2019-02-251-4/+3
* ecp5: Add ECLKSYNCB supportDavid Shah2019-02-241-0/+4
* ecp5: Packing of ODDRX2FDavid Shah2019-02-241-0/+2
* ecp5: Helper functions for DQS and ECLKDavid Shah2019-02-241-0/+37
* ecp5: Add timing data for DQS-related cellsDavid Shah2019-02-241-0/+27
* Merge branch 'master' into mmaped_chipdbMiodrag Milanović2019-02-121-1/+22
|\
| * ecp5: Fix global routing performanceDavid Shah2019-02-121-1/+22
* | Load chipdb from filesystem as optionMiodrag Milanovic2019-02-091-1/+28
|/
* ecp5: Adding DTR, OSCG, CLKDIVF, USRMCLK, JTAGGDavid Shah2019-02-081-0/+17
* ecp5: Add IOLOGIC timing and bitstream; ODDR workingDavid Shah2018-12-141-0/+20
* Improve reporting of unknown cell typesDavid Shah2018-11-291-1/+2
* ecp5: Adding mux support up to LUT6David Shah2018-11-161-1/+2
* ecp5: clangformat timing changesDavid Shah2018-11-161-1/+1
* ecp5: Use speed-grade-specific delay estimateDavid Shah2018-11-161-2/+2
* ecp5: Fix db import, improve timing data debuggingDavid Shah2018-11-161-1/+28
* ecp5: Post-rebase fixDavid Shah2018-11-161-3/+3
* ecp5: Use new timing dataDavid Shah2018-11-161-77/+59
* ecp5: Adding real timing data to databaseDavid Shah2018-11-161-1/+1
* ecp5: Add timing info for SERDESDavid Shah2018-11-151-1/+26
* ecp5: Adding ancillary DCU belsDavid Shah2018-11-151-1/+1
* ecp5: Working on DCUDavid Shah2018-11-151-0/+2
* Merge remote-tracking branch 'origin/master' into timingapiEddie Hung2018-11-131-2/+2
|\
| * Merge pull request #107 from YosysHQ/router_improveEddie Hung2018-11-131-2/+2
| |\
| | * ecp5: Improve delay estimatesDavid Shah2018-11-131-2/+2
* | | ecp5: EBR clocking fixDavid Shah2018-11-121-5/+8
* | | ecp5: Update arch to new timing APIDavid Shah2018-11-121-13/+62
|/ /
* / show 4th tresllis_io in tile boundsMiodrag Milanovic2018-11-111-1/+1
|/
* ecp5: Add PLL supportDavid Shah2018-10-311-0/+2
* ecp5: Adding DSP supportDavid Shah2018-10-211-0/+4
* ecp5: Implement ECP5 equivalent of c9059fcDavid Shah2018-10-211-0/+9
* clangformatDavid Shah2018-10-161-2/+4
* ecp5: Add support for correct tile naming in all variantsDavid Shah2018-10-161-3/+27
* ecp5: Add DP16KD timing analysisDavid Shah2018-10-161-2/+29
* ecp5: Dummy timing entry for BRAMDavid Shah2018-10-051-0/+3
* clangformatDavid Shah2018-10-011-1/+1
* ecp5: Remove broken DRAM timing arcDavid Shah2018-10-011-2/+2
* clangformatDavid Shah2018-09-291-4/+4
* ecp5: Fix global buffer connectivity and timingDavid Shah2018-09-291-0/+12
* ecp5: Global router produces a working bitstreamDavid Shah2018-09-291-0/+2
* ecp5: Integrate global router and debug namingDavid Shah2018-09-291-1/+5
* ecp5: Add DCC Bels, fix global router post-rebaseDavid Shah2018-09-291-0/+1
* ecp5: Helper function and arch tweaks for global routerDavid Shah2018-09-291-0/+6
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-02 17:02:48 +0000