aboutsummaryrefslogtreecommitdiffstats
path: root/fpga_interchange/site_router.h
Commit message (Expand)AuthorAgeFilesLines
* Using hashlib in archesgatecat2021-06-021-2/+3
* interchange: pseudo pips: fix illegal tile pseudo PIPsAlessandro Comodi2021-05-141-0/+1
* interchange: site router: add valid pips list to check during routingAlessandro Comodi2021-05-131-0/+1
* Implement debugging tools for site router.Keith Rothman2021-03-251-0/+1
* Rework FPGA interchange site router.Keith Rothman2021-03-221-0/+3
* Split nextpnr.h to allow for linear inclusion.Keith Rothman2021-03-151-4/+5
* Initial LUT rotation logic.Keith Rothman2021-02-261-0/+5
* Fix assorted bugs in FPGA interchange.Keith Rothman2021-02-231-0/+45
href='#n46'>46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117