aboutsummaryrefslogtreecommitdiffstats
path: root/ice40/bitstream.cc
Commit message (Collapse)AuthorAgeFilesLines
...
* add only missing netMiodrag Milanovic2018-07-211-3/+6
|
* fix introduced bugMiodrag Milanovic2018-07-211-0/+2
|
* Bind wires to netMiodrag Milanovic2018-07-201-629/+637
|
* Few more checks on parameters and error eolMiodrag Milanovic2018-07-201-4/+4
|
* Start adding bitstream reading for ice40Miodrag Milanovic2018-07-201-33/+133
|
* ice40: Packer and bitstream gen support for MAC16sDavid Shah2018-07-191-1/+89
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Reducing performance cost of assertsDavid Shah2018-07-191-1/+1
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Fixes for inverted clocksDavid Shah2018-07-181-1/+1
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Assign ArchArgs after packingDavid Shah2018-07-181-2/+3
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Revert "Make ice40::Arch thread-safe"Sergiusz Bazanski2018-07-141-5/+5
| | | | This reverts commit 0816f447b768ebe0632f419e9b696714dda4e860.
* Revert "Remove legacy access to state via Arch"Sergiusz Bazanski2018-07-141-7/+6
| | | | This reverts commit 18b4b316782035daa259d65d26ea733ca4d16bea.
* Remove legacy access to state via ArchSergiusz Bazanski2018-07-141-6/+7
|
* Make ice40::Arch thread-safeSergiusz Bazanski2018-07-131-5/+5
| | | | | | | | | | | We move all non-chip data to be private and guard them with an R/W mutex. We then modify all calls that access these fields to lock/shared_lock the mutex as required. Profiling the code before and after is an exercise left to the reader :).
* Updates from clang-formatClifford Wolf2018-07-121-3/+2
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add NPNR_ASSERT_FALSE, use in bitstream.ccDavid Shah2018-07-041-2/+2
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* refactor: Replace assert with NPNR_ASSERTDavid Shah2018-07-041-11/+11
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Fixed macros and includes for MSVCMiodrag Milanovic2018-07-031-0/+1
|
* ice40: UltraPlus SPRAM workingDavid Shah2018-06-291-0/+23
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: PLace legaliser produces a design that is at least routable for picosocDavid Shah2018-06-281-1/+2
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* CarryInSet added to bitstream gen, add counter tbDavid Shah2018-06-261-0/+7
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Working on debugging carry packerDavid Shah2018-06-261-2/+2
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* nets and cells are unique_ptr'sMiodrag Milanovic2018-06-251-17/+17
|
* Update from increased clangformat line lengthDavid Shah2018-06-231-126/+62
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Refactoring bind/unbind APIClifford Wolf2018-06-231-1/+1
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* ice40: Fix UltraPlus quasi-logic-cell bitsDavid Shah2018-06-231-25/+29
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Cleanup almost all deprecation warningsMiodrag Milanovic2018-06-231-2/+2
|
* ice40: SB_LFOSC support, fabric routing onlyDavid Shah2018-06-221-8/+33
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Adding extra cell wires to database; SB_WARMBOOT workingDavid Shah2018-06-221-1/+2
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Add UltraPlus tiles to databaseDavid Shah2018-06-221-0/+15
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Switched from clifford@clifford.at to clifford@symbioticeda.com for ↵Clifford Wolf2018-06-221-1/+1
| | | | | | copyright headers Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Fixing 5k bitstream gen and place heuristicsDavid Shah2018-06-221-1/+12
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Getting rid of old IdString API users, Add ctx to many internal APIsClifford Wolf2018-06-181-24/+30
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Rename Design to Context, derive from Arch instead of instantiatingClifford Wolf2018-06-181-35/+34
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Rename Chip to Arch and ChipArgs to ArchArgsClifford Wolf2018-06-181-21/+21
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into chipdbngClifford Wolf2018-06-171-1/+8
|\
| * ice40: Fixing negative clock bitstream generationDavid Shah2018-06-171-1/+8
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
* | Move top-level ChipInfoPOD into ice40 chipdb blobClifford Wolf2018-06-171-2/+2
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Move BitstreamInfoPOD to ice40 chipdb blobClifford Wolf2018-06-171-5/+5
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into chipdbngClifford Wolf2018-06-171-7/+9
|\|
| * General reformattingDavid Shah2018-06-171-1/+1
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * ice40: Add symbol output to bitstream generationDavid Shah2018-06-171-6/+8
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * Updating copyrightsDavid Shah2018-06-171-1/+1
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
* | Minor refactoring of BinaryBlobAssembler, fix alignmentsClifford Wolf2018-06-171-1/+1
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Progress with chipdb refactoringClifford Wolf2018-06-161-1/+1
|/ | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Update clangformatClifford Wolf2018-06-161-1/+1
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* ice40: Fix BRAM initialisationDavid Shah2018-06-161-2/+3
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Include RAM init data in bitstreamDavid Shah2018-06-161-0/+40
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Fix bitstream generation when parameters are unspecifiedDavid Shah2018-06-161-13/+23
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Bitstream generation for RAMDavid Shah2018-06-161-1/+36
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Add nextpnr namespaceClifford Wolf2018-06-121-0/+4
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-18 04:49:03 +0000