aboutsummaryrefslogtreecommitdiffstats
path: root/ice40
Commit message (Collapse)AuthorAgeFilesLines
* ice40: Fix PLL DYNAMICDELAYDavid Shah2018-10-271-1/+2
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ups, uncommentMiodrag Milanovic2018-10-271-2/+2
|
* Fixed pip graphicsMiodrag Milanovic2018-10-271-4/+4
|
* Merge pull request #88 from YosysHQ/issue72Eddie Hung2018-10-111-6/+13
|\ | | | | Resolve issue #72
| * [ice40] TimingPortClass of LC.O ports without any inputs now TMG_IGNOREEddie Hung2018-09-151-6/+13
| |
* | Add info message for promoted global netsClifford Wolf2018-10-031-0/+2
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | ice40: Add error for bad PACKAGE_PIN connectionsDavid Shah2018-10-031-2/+13
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
* | Refactor chain finder to its own fileDavid Shah2018-09-301-39/+1
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
* | clangformatDavid Shah2018-09-308-28/+34
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
* | Merge pull request #79 from YosysHQ/ice40lvdsClifford Wolf2018-09-258-13/+88
|\ \ | | | | | | ice40: Adding LVDS input support
| * | ice40: LVDS input bitstream supportDavid Shah2018-09-241-4/+48
| | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * | ice40: Tristate IO support fixesDavid Shah2018-09-243-6/+10
| | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * | ice40: Validity check for LVDS IODavid Shah2018-09-244-0/+29
| | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * | ice40: Remove obsolete belType memberDavid Shah2018-09-243-3/+1
| |/ | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
* | Merge pull request #76 from YosysHQ/plloutglobal_fixClifford Wolf2018-09-252-2/+38
|\ \ | | | | | | Add needed PLLOUTGLOBAL ports and mapped it
| * | Added required checks for PLL and fixed messages eolMiodrag Milanovic2018-09-191-3/+31
| | |
| * | Add needed PLLOUTGLOBAL ports and mapped it properlyMiodrag Milanovic2018-09-122-0/+8
| |/
* / ice40: Fix carry packer bugDavid Shah2018-09-251-2/+2
|/ | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Merge pull request #56 from YosysHQ/q3k/issue-55Serge Bazanski2018-08-192-12/+28
|\ | | | | ice40: make PLL packing more robust
| * ice40: make PLL packing more robustSergiusz Bazanski2018-08-192-12/+28
| |
* | Add more missing iCE40 gfx (LP/HX is complete now)Clifford Wolf2018-08-193-4/+47
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Add iCE40 gfx for carry chain pips and LUT cascade pipsClifford Wolf2018-08-191-5/+43
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Fix iCE40 pip gfx for pips on the top edge of a switchboxClifford Wolf2018-08-191-5/+5
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Add iCE40 gfx for IO span-4 cornersClifford Wolf2018-08-193-3/+36
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Add iCE40 gfx for span-4 wires between IO tilesClifford Wolf2018-08-195-7/+126
|/ | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Merge pull request #47 from YosysHQ/settings_propagateClifford Wolf2018-08-184-16/+5
|\ | | | | Use settings for placer1 and router1
| * Save settings and give nicer names to someMiodrag Milanovic2018-08-102-3/+3
| |
| * Use settings for placer1 and router1Miodrag Milanovic2018-08-092-13/+2
| |
* | Add iCE40 gfx for wires connecting fabric tiles and IO tilesClifford Wolf2018-08-184-2/+261
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Improve iCE40 gfx for IO tiles and RAM tilesClifford Wolf2018-08-185-23/+243
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Add ice40 wire attributes (grid position, segment list)Clifford Wolf2018-08-183-18/+45
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge branch 'master' of github.com:YosysHQ/nextpnr into archattrClifford Wolf2018-08-181-4/+6
|\ \
| * | do not break if there are no nets loaded from sym sectionMiodrag Milanovic2018-08-181-4/+6
| | |
* | | Add Arch attrs APIClifford Wolf2018-08-141-0/+18
|/ / | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge remote-tracking branch 'origin/master' into placer_speedupEddie Hung2018-08-101-1/+11
|\|
| * Merge pull request #42 from YosysHQ/floorplanDavid Shah2018-08-091-1/+11
| |\ | | | | | | Add basic data structures for floorplanning
| | * Add pip locationsClifford Wolf2018-08-091-1/+11
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Rework Arch::logicCellsCompatible() to take pointer + size, allowing use of ↵Eddie Hung2018-08-103-17/+18
| | | | | | | | | | | | std::array
* | | Make containers staticEddie Hung2018-08-091-5/+7
|/ /
* | ice40: Speedup Arch::predictDelay() with pass-by-refEddie Hung2018-08-081-1/+1
| |
* | Use settings for json and pcfMiodrag Milanovic2018-08-084-8/+12
|/
* Merge branch 'master' of github.com:YosysHQ/nextpnr into constidsClifford Wolf2018-08-085-389/+270
|\
| * Merge pull request #44 from YosysHQ/improve_timing_specDavid Shah2018-08-082-32/+89
| |\ | | | | | | Speed up budget allocator using topographical ordering and update cell timing API
| | * ice40: Add error for unknown cell type when getting timing infoDavid Shah2018-08-081-1/+3
| | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| | * Arch API: Removing Arch::isIOCellDavid Shah2018-08-082-4/+0
| | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| | * ice40: Add timing arcs through global buffersDavid Shah2018-08-081-0/+4
| | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| | * timing: Debugging implementation of new timing APIDavid Shah2018-08-081-1/+1
| | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| | * ice40: Timing arch fixDavid Shah2018-08-081-3/+17
| | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| | * timing: Update to new use API (currently broken)David Shah2018-08-081-2/+2
| | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| | * Arch API: New specification for timing port classesDavid Shah2018-08-082-22/+52
| | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-09 08:54:01 +0000