aboutsummaryrefslogtreecommitdiffstats
path: root/machxo2
Commit message (Expand)AuthorAgeFilesLines
* Add same fix as in issue #373Miodrag Milanovic2021-04-081-0/+4
* Split nextpnr.h to allow for linear inclusion.Keith Rothman2021-03-152-7/+18
* Fix compiler warnings introduced by -Wextragatecat2021-02-253-15/+1
* Replace DelayInfo with DelayPair/DelayQuadgatecat2021-02-192-36/+3
* Remove isValidBelForCellgatecat2021-02-163-12/+1
* machxo2: Misc tidying upgatecat2021-02-122-8/+4
* machxo2: Python bindings and stub GUIgatecat2021-02-125-6/+188
* machxo2: Use snake_case for non-ArchAPI functionsgatecat2021-02-124-63/+63
* machxo2: Use IdStringLists in earnestgatecat2021-02-122-76/+70
* machxo2: Update with Arch API changesgatecat2021-02-127-464/+115
* machxo2: Prepare README.md for first PR.William D. Jones2021-02-121-4/+36
* machxo2: Add prefix parameter to simtest.sh. Remove show command fromWilliam D. Jones2021-02-123-40/+43
* machxo2: Add prefix parameter to simple.sh. Update README.md.William D. Jones2021-02-122-14/+14
* machxo2: Fill in more about mitertest.sh in README.md and clean up a bit.William D. Jones2021-02-121-4/+27
* machxo2: Add two new examples: blinky_ext and aforementioned UART.William D. Jones2021-02-123-0/+238
* machxo2: auto-top does not work for smt miter either.William D. Jones2021-02-121-1/+1
* machxo2: Fix unhelpful comment in mitertest.sh.William D. Jones2021-02-121-1/+0
* machxo2: Verilog examples using OSCH cannot be simulated in mitertest.sh. Rem...William D. Jones2021-02-121-3/+7
* machxo2: Add prefix parameter to mitertest.sh. All Verilog files top modules ...William D. Jones2021-02-123-37/+37
* machxo2: Add prefix paramter to demo.sh.William D. Jones2021-02-124-22/+37
* Add demo with RGB LEDmtnrbq2021-02-122-0/+43
* machxo2: Fix packing when FF is driven by a constant; UART test core working ...William D. Jones2021-02-122-1/+3
* machxo2: Add packing logic to handle FFs fed with constant value; UART test c...William D. Jones2021-02-123-5/+39
* machxo2: Add additional packing phase to pack remaining FFs.William D. Jones2021-02-121-0/+38
* machxo2: Don't write out config bits for cells without location info.William D. Jones2021-02-121-1/+2
* machxo2: Special-case left and right I/O wire names in ASCII generation.William D. Jones2021-02-121-1/+35
* machxo2: Add quickstart README.md.William D. Jones2021-02-121-0/+73
* machxo2: Fail CMake configuration is BUILD_PYTHON is ON (not supported for now).William D. Jones2021-02-121-0/+3
* machxo2: Fix REGMODE identifier (per slice, not per-FF).William D. Jones2021-02-122-5/+2
* machxo2: Add demo.sh TinyFPGA Ax example.William D. Jones2021-02-124-1/+50
* machxo2: clang format.William D. Jones2021-02-124-29/+34
* machxo2: Fix reversed interpretation of REG_SD config bits.William D. Jones2021-02-121-6/+0
* machxo2: Add bitstream generation for OSCH.William D. Jones2021-02-121-0/+4
* machxo2: Add basic bitstream generation for PIC tiles and I/O.William D. Jones2021-02-121-0/+26
* machxo2: Add REGMODE to bitstream output.William D. Jones2021-02-121-0/+1
* machxo2: Checkpoint commit for slice bitstream generation.William D. Jones2021-02-123-1/+121
* machxo2: Write out pips to bitstream.William D. Jones2021-02-123-0/+83
* machxo2: Emit empty bitstream file.William D. Jones2021-02-121-0/+37
* machxo2: Add/fix copyright banners.William D. Jones2021-02-128-5/+12
* machxo2: Add stub bitstream writer plus support files.William D. Jones2021-02-125-2/+559
* machxo2: Tweak A-star parameters for acceptable performance.William D. Jones2021-02-122-3/+26
* machxo2: Fix getWireName.William D. Jones2021-02-121-1/+1
* machxo2: Fix typos where absolute positions were treated as relative.William D. Jones2021-02-121-6/+6
* machxo2: Finish implementing Wire API functions. nextpnr segfaults on example...William D. Jones2021-02-122-12/+43
* machxo2: Finish implementing Pip API functions.William D. Jones2021-02-122-27/+67
* machxo2: Implement 4 more Wire/Pip API functions.William D. Jones2021-02-122-32/+94
* machxo2: Add stub getAttrs API functions.William D. Jones2021-02-122-13/+21
* machxo2: Implement getByName/getName for Wires and Pips.William D. Jones2021-02-122-13/+94
* machxo2: Convert facade_import to use pybind API from pytrellis.William D. Jones2021-02-121-9/+7
* machxo2: Use attrmvcp in yosys to implement LOC constraint and only check for...William D. Jones2021-02-121-37/+22