aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog/verilog_parser.y
diff options
context:
space:
mode:
authorDavid Shah <dave@ds0.me>2020-02-02 14:53:32 +0000
committerGitHub <noreply@github.com>2020-02-02 14:53:32 +0000
commit1055b6b1dd7e4a557b33f6dc4bb14b09dcd582dc (patch)
tree7d1ce26e6d48109f573a5f0e99bb03af42f12bc9 /frontends/verilog/verilog_parser.y
parentb44d0e041f09216dd90dccd3f18f146b1dfb7e92 (diff)
parent65716c998272704c057d846076dc3258c74f5a34 (diff)
downloadyosys-1055b6b1dd7e4a557b33f6dc4bb14b09dcd582dc.tar.gz
yosys-1055b6b1dd7e4a557b33f6dc4bb14b09dcd582dc.tar.bz2
yosys-1055b6b1dd7e4a557b33f6dc4bb14b09dcd582dc.zip
Merge pull request #1657 from YosysHQ/dave/xilinx-dsp-multonly
synth_xilinx: add -dsp-multonly
Diffstat (limited to 'frontends/verilog/verilog_parser.y')
0 files changed, 0 insertions, 0 deletions