diff options
| author | Clifford Wolf <clifford@clifford.at> | 2015-11-08 22:16:49 +0100 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2015-11-08 22:16:49 +0100 |
| commit | faa3da5a1bdbcf02ba77b6c54a42cca14e3c0cec (patch) | |
| tree | 24ff88378d93bba90017406845c6e91010cbb2de /frontends/verilog/verilog_parser.y | |
| parent | 1ec6429bad4d793b389ee594b1cb2575bf73ddaf (diff) | |
| parent | 8c2bdef36dbdb5b830757a4f74a7600b45828698 (diff) | |
| download | yosys-faa3da5a1bdbcf02ba77b6c54a42cca14e3c0cec.tar.gz yosys-faa3da5a1bdbcf02ba77b6c54a42cca14e3c0cec.tar.bz2 yosys-faa3da5a1bdbcf02ba77b6c54a42cca14e3c0cec.zip | |
Merge pull request #97 from zeldin/master
Fix a segfault in dffinit when the value has too few bits
Diffstat (limited to 'frontends/verilog/verilog_parser.y')
0 files changed, 0 insertions, 0 deletions