diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2020-04-20 10:30:10 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2020-04-20 10:30:10 -0700 |
| commit | a998a4155d0e8a109bae80c3be24ed8465378b46 (patch) | |
| tree | c5082758b19d007a83ff16df53163c37c4aad887 /techlibs/ecp5 | |
| parent | ae115fa3aac9acf7534b3f7c08afaa1b86bfc4ad (diff) | |
| download | yosys-a998a4155d0e8a109bae80c3be24ed8465378b46.tar.gz yosys-a998a4155d0e8a109bae80c3be24ed8465378b46.tar.bz2 yosys-a998a4155d0e8a109bae80c3be24ed8465378b46.zip | |
xilinx/ecp5: disable abc9's "&mfs" optimisation
Can sometimes fire an assertion, e.g. #1962
Diffstat (limited to 'techlibs/ecp5')
| -rw-r--r-- | techlibs/ecp5/synth_ecp5.cc | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/techlibs/ecp5/synth_ecp5.cc b/techlibs/ecp5/synth_ecp5.cc index ab740ea0d..317947978 100644 --- a/techlibs/ecp5/synth_ecp5.cc +++ b/techlibs/ecp5/synth_ecp5.cc @@ -324,6 +324,8 @@ struct SynthEcp5Pass : public ScriptPass if (abc9) { run("read_verilog -icells -lib -specify +/abc9_model.v +/ecp5/abc9_model.v"); + if (!help_mode && !active_design->scratchpad.count("abc9.nomfs")) + active_design->scratchpad_set_bool("abc9.nomfs", true); if (nowidelut) run("abc9 -maxlut 4 -W 200"); else |