aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ice40
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-08-23 11:26:55 -0700
committerEddie Hung <eddie@fpgeh.com>2019-08-23 11:26:55 -0700
commitd672b1ddecf30cc7fd005ce7a06ab6c2d3dca1a5 (patch)
tree46140158ab5a760da9280900e00240e5a1e6dca9 /techlibs/ice40
parentc7af71ecde65ad310e487a296b957678412fca74 (diff)
parent509c353fe981c95ca667a637bf2b47477962a60b (diff)
downloadyosys-d672b1ddecf30cc7fd005ce7a06ab6c2d3dca1a5.tar.gz
yosys-d672b1ddecf30cc7fd005ce7a06ab6c2d3dca1a5.tar.bz2
yosys-d672b1ddecf30cc7fd005ce7a06ab6c2d3dca1a5.zip
Merge remote-tracking branch 'origin/master' into xaig_arrival
Diffstat (limited to 'techlibs/ice40')
-rw-r--r--techlibs/ice40/cells_sim.v6
1 files changed, 4 insertions, 2 deletions
diff --git a/techlibs/ice40/cells_sim.v b/techlibs/ice40/cells_sim.v
index ab04808f4..c7f3bdad2 100644
--- a/techlibs/ice40/cells_sim.v
+++ b/techlibs/ice40/cells_sim.v
@@ -143,11 +143,13 @@ endmodule
(* abc_box_id = 1, lib_whitebox *)
module \$__ICE40_FULL_ADDER (
- (* abc_carry *) output CO,
+ (* abc_carry *)
+ output CO,
output O,
input A,
input B,
- (* abc_carry *) input CI
+ (* abc_carry *)
+ input CI
);
SB_CARRY carry (
.I0(A),