aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel_alm/common/alm_sim.v
diff options
context:
space:
mode:
authorMiodrag Milanović <mmicko@gmail.com>2021-11-17 13:57:56 +0100
committerGitHub <noreply@github.com>2021-11-17 13:57:56 +0100
commitd0fda4c0ef1446f6d865b30d25a68e721834a4f2 (patch)
treecfd193a711a070bb880535bfb8309489d64aca1d /techlibs/intel_alm/common/alm_sim.v
parent07dde32bf1c507767d3dc3992f5248aa99b0d34d (diff)
parentc081c683a4672aa6b6b35d4cc8142719dacb882c (diff)
downloadyosys-d0fda4c0ef1446f6d865b30d25a68e721834a4f2.tar.gz
yosys-d0fda4c0ef1446f6d865b30d25a68e721834a4f2.tar.bz2
yosys-d0fda4c0ef1446f6d865b30d25a68e721834a4f2.zip
Merge pull request #3080 from YosysHQ/micko/init_wire
Give initial wire unique ID, fixes #2914
Diffstat (limited to 'techlibs/intel_alm/common/alm_sim.v')
0 files changed, 0 insertions, 0 deletions