aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel_alm/common/quartus_rename.v
diff options
context:
space:
mode:
authorwhitequark <whitequark@whitequark.org>2021-07-16 09:51:15 +0000
committerwhitequark <whitequark@whitequark.org>2021-07-16 09:51:52 +0000
commitb28ca7f5accccae869aab1852c5b680147b3614b (patch)
tree7313b9b01c13243a65ff6af228396a0f6ccc5f38 /techlibs/intel_alm/common/quartus_rename.v
parent10c3214e566d8c763a68b7b18317171b707caca4 (diff)
downloadyosys-b28ca7f5accccae869aab1852c5b680147b3614b.tar.gz
yosys-b28ca7f5accccae869aab1852c5b680147b3614b.tar.bz2
yosys-b28ca7f5accccae869aab1852c5b680147b3614b.zip
cxxrtl: don't expect user cell inputs to be wires.
Ports can be connected to constants, too. (Usually resets.) Fixes #2521.
Diffstat (limited to 'techlibs/intel_alm/common/quartus_rename.v')
0 files changed, 0 insertions, 0 deletions
id='n122' href='#n122'>122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153