diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-06-17 12:14:55 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-06-17 12:14:55 -0700 |
| commit | 5ce672d1c502d24551e71a8296a672ff16411870 (patch) | |
| tree | 733893e04b56c3897126bf1473f38725166e9066 /techlibs/xilinx/synth_xilinx.cc | |
| parent | 0c59bc0b75ba2985e6ae0806d410fe2fa1c94e37 (diff) | |
| parent | c15ee827f4a171abe3108dba8f9ad0d7078eb306 (diff) | |
| download | yosys-5ce672d1c502d24551e71a8296a672ff16411870.tar.gz yosys-5ce672d1c502d24551e71a8296a672ff16411870.tar.bz2 yosys-5ce672d1c502d24551e71a8296a672ff16411870.zip | |
Merge remote-tracking branch 'origin/xaig' into xaig_dff
Diffstat (limited to 'techlibs/xilinx/synth_xilinx.cc')
| -rw-r--r-- | techlibs/xilinx/synth_xilinx.cc | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/techlibs/xilinx/synth_xilinx.cc b/techlibs/xilinx/synth_xilinx.cc index db43e13c1..d3f096220 100644 --- a/techlibs/xilinx/synth_xilinx.cc +++ b/techlibs/xilinx/synth_xilinx.cc @@ -25,7 +25,8 @@ USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN -#define XC7_WIRE_DELAY "160" +#define XC7_WIRE_DELAY "300" // Number with which ABC will map a 6-input gate + // to one LUT6 (instead of a LUT5 + LUT2) struct SynthXilinxPass : public ScriptPass { |