aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2019-09-05 13:51:53 +0200
committerClifford Wolf <clifford@clifford.at>2019-09-05 13:51:53 +0200
commit30f1ac7ce9c44ac5cbd4ad7e389264246a1e3306 (patch)
tree98a5d666279a6a767472b63e50edf450ed410ff7 /techlibs
parent694a8f75cf7a8bcf86a421ca6c9fe3560b1e2a0f (diff)
downloadyosys-30f1ac7ce9c44ac5cbd4ad7e389264246a1e3306.tar.gz
yosys-30f1ac7ce9c44ac5cbd4ad7e389264246a1e3306.tar.bz2
yosys-30f1ac7ce9c44ac5cbd4ad7e389264246a1e3306.zip
Rename conflicting wires on flatten/techmap, add "hierconn" attribute, fixes #1220
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Diffstat (limited to 'techlibs')
0 files changed, 0 insertions, 0 deletions