aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
diff options
context:
space:
mode:
authorwhitequark <whitequark@whitequark.org>2020-08-12 20:02:18 +0000
committerGitHub <noreply@github.com>2020-08-12 20:02:18 +0000
commita74a43d85d5dd078d3cf7f1a0ab725dc90e3e456 (patch)
treed489f0906dbdfd3f586a940d345656760a432a22 /techlibs
parent97daf612cbeb24698c542d0e9574bab99dd616b7 (diff)
parent5829d16fcd9a7645ea22eee3a489499780acc79c (diff)
downloadyosys-a74a43d85d5dd078d3cf7f1a0ab725dc90e3e456.tar.gz
yosys-a74a43d85d5dd078d3cf7f1a0ab725dc90e3e456.tar.bz2
yosys-a74a43d85d5dd078d3cf7f1a0ab725dc90e3e456.zip
Merge pull request #2340 from andy-knowles/cxxrtl-fix-alu-carryout
cxxrtl.h: Fix incorrect CarryOut in alu when Bits % 32 != 0 && Invert == False
Diffstat (limited to 'techlibs')
0 files changed, 0 insertions, 0 deletions