aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
| | * | | | | | | Add ExclusiveDatabase to check exclusive $eq/$logic_not cell resultsEddie Hung2019-06-071-1/+64
| | | | | | | | |
| | * | | | | | | Add @cliffordwolf freduce testcaseEddie Hung2019-06-072-0/+30
| | | | | | | | |
| | * | | | | | | Add nonexclusive test from @cliffordwolfEddie Hung2019-06-072-0/+28
| | | | | | | | |
| | * | | | | | | Resolve @cliffordwolf comment on redundant checkEddie Hung2019-06-071-10/+2
| | | | | | | | |
| | * | | | | | | Resolve @cliffordwolf comment on sigmapEddie Hung2019-06-071-2/+2
| | | | | | | | |
| | * | | | | | | Another muxpack testEddie Hung2019-06-072-0/+32
| | | | | | | | |
* | | | | | | | | nullptr checkEddie Hung2019-06-251-0/+1
| | | | | | | | |
* | | | | | | | | Use LUT delays for dist RAM delaysEddie Hung2019-06-241-4/+4
| | | | | | | | |
* | | | | | | | | Fix for abc_scc_break is busEddie Hung2019-06-241-21/+23
| | | | | | | | |
* | | | | | | | | More meaningful error messageEddie Hung2019-06-241-0/+2
| | | | | | | | |
* | | | | | | | | Re-enable dist RAM boxes for ECP5Eddie Hung2019-06-241-1/+1
| | | | | | | | |
* | | | | | | | | Revert "Re-enable dist RAM boxes for ECP5"Eddie Hung2019-06-241-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This reverts commit ca0225fcfaa8c9c68647034351a1569464959edf.
* | | | | | | | | Do not use log_id as it strips \\, also fix scc for |wire| > 1Eddie Hung2019-06-241-13/+30
| | | | | | | | |
* | | | | | | | | Re-enable dist RAM boxes for ECP5Eddie Hung2019-06-241-1/+1
| | | | | | | | |
* | | | | | | | | Add Xilinx dist RAM as comb boxesEddie Hung2019-06-242-0/+16
| | | | | | | | |
* | | | | | | | | Fix abc9's scc breaker, also break on abc_scc_break attrEddie Hung2019-06-241-9/+31
| | | | | | | | |
* | | | | | | | | Add tests/various/abc9.{v,ys} with SCC testEddie Hung2019-06-242-0/+19
| | | | | | | | |
* | | | | | | | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-242-0/+16
|\| | | | | | | |
| * | | | | | | | Merge pull request #1124 from mmicko/json_portsClifford Wolf2019-06-242-0/+16
| |\ \ \ \ \ \ \ \ | | |_|_|_|_|_|/ / | |/| | | | | | | Add upto and offset to JSON ports
| | * | | | | | | Fix json formattingMiodrag Milanovic2019-06-211-1/+1
| | | | | | | | |
| | * | | | | | | Add upto and offset to JSON portsMiodrag Milanovic2019-06-212-0/+16
| | | | | | | | |
* | | | | | | | | Add comments to ecp5 boxEddie Hung2019-06-221-0/+6
| | | | | | | | |
* | | | | | | | | Add comment to xc7 boxEddie Hung2019-06-221-0/+3
| | | | | | | | |
* | | | | | | | | Fix and cleanup ice40 boxes for carry in/outEddie Hung2019-06-224-313/+25
| | | | | | | | |
* | | | | | | | | Carry in/out box ordering now move to end, not swap with endEddie Hung2019-06-222-38/+46
| | | | | | | | |
* | | | | | | | | Remove DFF and RAMD box info for nowEddie Hung2019-06-212-36/+0
| | | | | | | | |
* | | | | | | | | Merge branch 'master' into xaigEddie Hung2019-06-211-1/+3
|\| | | | | | | |
| * | | | | | | | Add 'muxcover -dmux=<cost>' and '-nopartial' to CHANGELOGEddie Hung2019-06-211-1/+3
| | | | | | | | |
* | | | | | | | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-2115-59/+446
|\| | | | | | | |
| * | | | | | | | Merge pull request #1108 from YosysHQ/clifford/fix1091Eddie Hung2019-06-212-46/+239
| |\ \ \ \ \ \ \ \ | | |/ / / / / / / | |/| | | | | | | Add support for partial matches to muxcover
| | * | | | | | | Replace "muxcover -freedecode" with "muxcover -dmux=cost"Clifford Wolf2019-06-211-15/+14
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | * | | | | | | Add "muxcover -freedecode"Clifford Wolf2019-06-211-0/+14
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | * | | | | | | Improvements in muxcoverClifford Wolf2019-06-201-38/+55
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - Slightly under-estimate cost of decoder muxes - Prefer larger muxes at tree root at same cost - Don't double-count input cost for partial muxes - Add debug log output
| | * | | | | | | Missing a `clean` and `opt_expr -mux_bool` in testEddie Hung2019-06-201-0/+4
| | | | | | | | |
| | * | | | | | | Add testEddie Hung2019-06-201-1/+136
| | | | | | | | |
| | * | | | | | | Add support for partial matches to muxcover, fixes #1091Clifford Wolf2019-06-201-7/+31
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | | | | | Merge pull request #1123 from mmicko/fix_typoClifford Wolf2019-06-211-1/+1
| |\ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | Fix json frontend loading upto
| | * | | | | | | | Fix typoMiodrag Milanovic2019-06-211-1/+1
| |/ / / / / / / /
| * | | | | | | | Merge pull request #1085 from YosysHQ/eddie/shregmap_improveEddie Hung2019-06-213-3/+129
| |\ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | Improve shregmap to handle case where first flop is common to two chains
| | * | | | | | | | Actually, there might not be any harm in updating sigmap...Eddie Hung2019-06-201-3/+1
| | | | | | | | | |
| | * | | | | | | | Add comment as per @cliffordwolfEddie Hung2019-06-201-0/+11
| | | | | | | | | |
| | * | | | | | | | Add shregmap -tech xilinx testEddie Hung2019-06-122-2/+63
| | | | | | | | | |
| | * | | | | | | | Revert "Try way that doesn't involve creating a new wire"Eddie Hung2019-06-111-15/+10
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This reverts commit 2f427acc9ed23c77e89386f4fbf53ac580bf0f0b.
| * | | | | | | | | Merge pull request #1122 from YosysHQ/clifford/jsonportsClifford Wolf2019-06-212-0/+16
| |\ \ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | Added JSON upto and offset
| | * | | | | | | | | Added JSON upto and offsetClifford Wolf2019-06-212-0/+16
| |/ / / / / / / / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | | | | | | Merge pull request #1121 from YosysHQ/ecp5-ccu2c-invClifford Wolf2019-06-211-4/+5
| |\ \ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | ecp5: Improve mapping of $alu when BI is used
| | * | | | | | | | | ecp5: Improve mapping of $alu when BI is usedDavid Shah2019-06-211-4/+5
| |/ / / / / / / / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | | | | | | | Merge pull request #1117 from bwidawsk/more-homeClifford Wolf2019-06-212-0/+5
| |\ \ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | Add a few more filename rewrites
| | * | | | | | | | | Add a few more filename rewritesBen Widawsky2019-06-202-0/+5
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This now allows a full pipeline to work, something such as: yosys -p "synth_ecp5 -json ~/work/fpga/prjtrellis/examples/ecp5_evn/blinky.v" Otherwise, you will get something along the lines of: ERROR: Can't open output file `~/work/fpga/prjtrellis/examples/ecp5_evn/blinky.v' for writing: No such file or directory Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
| * | | | | | | | | | Merge pull request #1119 from YosysHQ/eddie/fix1118Clifford Wolf2019-06-212-0/+12
| |\ \ \ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | | | Make genvar a signed type