Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
| * | | | | Stray log_dump | Eddie Hung | 2019-11-27 | 1 | -1/+0 | |
| | | | | | ||||||
| * | | | | Revert "submod to bitty rather bussy, for bussy wires used as input and output" | Eddie Hung | 2019-11-27 | 2 | -42/+76 | |
| | | | | | | | | | | | | | | | | | | | | This reverts commit cba3073026711e7683c46ba091c56a5c5a041a45. | |||||
| * | | | | Promote output wires in sigmap so that can be detected | Eddie Hung | 2019-11-26 | 1 | -8/+4 | |
| | | | | | ||||||
| * | | | | Fix wire width | Eddie Hung | 2019-11-26 | 1 | -2/+2 | |
| | | | | | ||||||
| * | | | | Fix submod -hidden | Eddie Hung | 2019-11-26 | 1 | -5/+6 | |
| | | | | | ||||||
| * | | | | Add -hidden option to submod | Eddie Hung | 2019-11-26 | 1 | -11/+25 | |
| | | | | | ||||||
| * | | | | Update docs with bullet points | Eddie Hung | 2019-11-26 | 1 | -10/+9 | |
| | | | | | ||||||
| * | | | | Move \init from source wire to submod if output port | Eddie Hung | 2019-11-25 | 1 | -0/+7 | |
| | | | | | ||||||
| * | | | | Add testcase where \init is copied | Eddie Hung | 2019-11-25 | 1 | -0/+18 | |
| | | | | | ||||||
* | | | | | Merge branch 'master' into xaig_dff | Eddie Hung | 2019-11-26 | 0 | -0/+0 | |
|\ \ \ \ \ | ||||||
| * \ \ \ \ | Merge branch 'master' of github.com:YosysHQ/yosys | Eddie Hung | 2019-11-22 | 312 | -25148/+44916 | |
| |\ \ \ \ \ | ||||||
| * | | | | | | Fix typo | Eddie Hung | 2019-09-27 | 1 | -1/+1 | |
| | | | | | | | ||||||
* | | | | | | | xaiger: do not promote output wires | Eddie Hung | 2019-11-26 | 1 | -5/+0 | |
| | | | | | | | ||||||
* | | | | | | | Move 'clean' from map_luts to finalize | Eddie Hung | 2019-11-26 | 1 | -1/+1 | |
| | | | | | | | ||||||
* | | | | | | | Fix submod -hidden | Eddie Hung | 2019-11-26 | 1 | -5/+6 | |
| | | | | | | | ||||||
* | | | | | | | clkpart to use 'submod -hidden' | Eddie Hung | 2019-11-26 | 1 | -1/+1 | |
| | | | | | | | ||||||
* | | | | | | | Add -hidden option to submod | Eddie Hung | 2019-11-26 | 1 | -20/+40 | |
| | | | | | | | ||||||
* | | | | | | | Fold loop | Eddie Hung | 2019-11-25 | 1 | -6/+3 | |
| | | | | | | | ||||||
* | | | | | | | Do not sigmap keep bits inside write_xaiger | Eddie Hung | 2019-11-25 | 1 | -1/+1 | |
| | | | | | | | ||||||
* | | | | | | | Fix debug | Eddie Hung | 2019-11-25 | 1 | -3/+3 | |
| | | | | | | | ||||||
* | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-11-25 | 10 | -18/+83 | |
|\ \ \ \ \ \ \ | | |_|_|_|/ / | |/| | | | | | ||||||
| * | | | | | | clkbufmap: Add support for inverters in clock path. | Marcin KoĆcielnicki | 2019-11-25 | 4 | -6/+69 | |
| | | | | | | | ||||||
| * | | | | | | xilinx: Use INV instead of LUT1 when applicable | Marcin KoĆcielnicki | 2019-11-25 | 5 | -10/+14 | |
| | | | | | | | ||||||
| * | | | | | | Merge pull request #1520 from pietrmar/fix-1463 | Eddie Hung | 2019-11-22 | 1 | -2/+0 | |
| |\ \ \ \ \ \ | | |_|/ / / / | |/| | | | | | coolrunner2: remove spurious log_pop() call, fixes #1463 | |||||
| | * | | | | | coolrunner2: remove spurious log_pop() call, fixes #1463 | Martin Pietryka | 2019-11-23 | 1 | -2/+0 | |
| |/ / / / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This was causing a segmentation fault because there is no accompanying log_push() call so header_count.size() became -1. Signed-off-by: Martin Pietryka <martin@pietryka.at> | |||||
* | | | | | | Special abc9_clock wire to contain only clock signal | Eddie Hung | 2019-11-25 | 1 | -12/+10 | |
| | | | | | | ||||||
* | | | | | | abc9 to contain time call | Eddie Hung | 2019-11-25 | 1 | -1/+1 | |
| | | | | | | ||||||
* | | | | | | abc9 to no longer to clock partitioning, operate on whole modules only | Eddie Hung | 2019-11-25 | 1 | -139/+32 | |
| | | | | | | ||||||
* | | | | | | clkpart to analyse async flops too | Eddie Hung | 2019-11-25 | 1 | -0/+8 | |
| | | | | | | ||||||
* | | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-23 | 1 | -2/+3 | |
|\ \ \ \ \ \ | | |_|_|/ / | |/| | | | | ||||||
| * | | | | | More oopsies | Eddie Hung | 2019-11-23 | 1 | -2/+3 | |
| | | | | | | ||||||
* | | | | | | Conditioning abc9 on POs not accurate due to cells | Eddie Hung | 2019-11-23 | 1 | -15/+6 | |
| | | | | | | ||||||
* | | | | | | For abc9, run clkpart before ff_map and after abc9 | Eddie Hung | 2019-11-23 | 1 | -0/+2 | |
| | | | | | | ||||||
* | | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-23 | 1 | -13/+27 | |
|\| | | | | | ||||||
| * | | | | | Print ".en=" only if there is an enable signal | Eddie Hung | 2019-11-23 | 1 | -1/+1 | |
| | | | | | | ||||||
| * | | | | | Escape IdStrings | Eddie Hung | 2019-11-23 | 1 | -3/+2 | |
| | | | | | | ||||||
| * | | | | | More sane naming of submod | Eddie Hung | 2019-11-23 | 1 | -2/+2 | |
| | | | | | | ||||||
| * | | | | | Add -set_attr option, -unpart to take attr name | Eddie Hung | 2019-11-23 | 1 | -10/+25 | |
| | | | | | | ||||||
* | | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-23 | 1 | -18/+34 | |
|\| | | | | | ||||||
| * | | | | | Do not use log_signal() for empty SigSpec to prevent "{ }" | Eddie Hung | 2019-11-22 | 1 | -2/+4 | |
| | | | | | | ||||||
| * | | | | | Call submod once, more meaningful submod names, ignore largest domain | Eddie Hung | 2019-11-22 | 1 | -18/+32 | |
| | | | | | | ||||||
* | | | | | | Merge branch 'xaig_dff' of github.com:YosysHQ/yosys into xaig_dff | Eddie Hung | 2019-11-23 | 3 | -11/+11 | |
|\ \ \ \ \ \ | ||||||
| * \ \ \ \ \ | Merge pull request #1505 from YosysHQ/eddie/xaig_dff_adff | Eddie Hung | 2019-11-23 | 5 | -13/+53 | |
| |\ \ \ \ \ \ | | | | | | | | | | | | | | | | | xaig_dff to support async flops $_DFF_[NP][NP][01]_ | |||||
| | * | | | | | | Another sloppy mistake! | Eddie Hung | 2019-11-21 | 1 | -1/+1 | |
| | | | | | | | | ||||||
| | * | | | | | | Merge remote-tracking branch 'origin/xaig_dff' into eddie/xaig_dff_adff | Eddie Hung | 2019-11-21 | 7 | -13/+22 | |
| | |\ \ \ \ \ \ | | |/ / / / / / | |/| | | | | | | ||||||
| | * | | | | | | async2sync -> clk2fflogic | Eddie Hung | 2019-11-21 | 1 | -1/+1 | |
| | | | | | | | | ||||||
* | | | | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-22 | 3 | -1/+1 | |
|\ \ \ \ \ \ \ \ | | |_|/ / / / / | |/| | | | | | | ||||||
| * | | | | | | | Move clkpart into passes/hierarchy | Eddie Hung | 2019-11-22 | 3 | -1/+1 | |
| | | | | | | | | ||||||
* | | | | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dff | Eddie Hung | 2019-11-22 | 2 | -51/+39 | |
|\ \ \ \ \ \ \ \ | | |_|_|_|_|/ / | |/| | | | | | | ||||||
| * | | | | | | | Remove redundant flatten | Eddie Hung | 2019-11-22 | 1 | -2/+0 | |
| | | | | | | | |