aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
| * | | | Stray log_dumpEddie Hung2019-11-271-1/+0
| | | | |
| * | | | Revert "submod to bitty rather bussy, for bussy wires used as input and output"Eddie Hung2019-11-272-42/+76
| | | | | | | | | | | | | | | | | | | | This reverts commit cba3073026711e7683c46ba091c56a5c5a041a45.
| * | | | Promote output wires in sigmap so that can be detectedEddie Hung2019-11-261-8/+4
| | | | |
| * | | | Fix wire widthEddie Hung2019-11-261-2/+2
| | | | |
| * | | | Fix submod -hiddenEddie Hung2019-11-261-5/+6
| | | | |
| * | | | Add -hidden option to submodEddie Hung2019-11-261-11/+25
| | | | |
| * | | | Update docs with bullet pointsEddie Hung2019-11-261-10/+9
| | | | |
| * | | | Move \init from source wire to submod if output portEddie Hung2019-11-251-0/+7
| | | | |
| * | | | Add testcase where \init is copiedEddie Hung2019-11-251-0/+18
| | | | |
* | | | | Merge branch 'master' into xaig_dffEddie Hung2019-11-260-0/+0
|\ \ \ \ \
| * \ \ \ \ Merge branch 'master' of github.com:YosysHQ/yosysEddie Hung2019-11-22312-25148/+44916
| |\ \ \ \ \
| * | | | | | Fix typoEddie Hung2019-09-271-1/+1
| | | | | | |
* | | | | | | xaiger: do not promote output wiresEddie Hung2019-11-261-5/+0
| | | | | | |
* | | | | | | Move 'clean' from map_luts to finalizeEddie Hung2019-11-261-1/+1
| | | | | | |
* | | | | | | Fix submod -hiddenEddie Hung2019-11-261-5/+6
| | | | | | |
* | | | | | | clkpart to use 'submod -hidden'Eddie Hung2019-11-261-1/+1
| | | | | | |
* | | | | | | Add -hidden option to submodEddie Hung2019-11-261-20/+40
| | | | | | |
* | | | | | | Fold loopEddie Hung2019-11-251-6/+3
| | | | | | |
* | | | | | | Do not sigmap keep bits inside write_xaigerEddie Hung2019-11-251-1/+1
| | | | | | |
* | | | | | | Fix debugEddie Hung2019-11-251-3/+3
| | | | | | |
* | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-11-2510-18/+83
|\ \ \ \ \ \ \ | | |_|_|_|/ / | |/| | | | |
| * | | | | | clkbufmap: Add support for inverters in clock path.Marcin Koƛcielnicki2019-11-254-6/+69
| | | | | | |
| * | | | | | xilinx: Use INV instead of LUT1 when applicableMarcin Koƛcielnicki2019-11-255-10/+14
| | | | | | |
| * | | | | | Merge pull request #1520 from pietrmar/fix-1463Eddie Hung2019-11-221-2/+0
| |\ \ \ \ \ \ | | |_|/ / / / | |/| | | | | coolrunner2: remove spurious log_pop() call, fixes #1463
| | * | | | | coolrunner2: remove spurious log_pop() call, fixes #1463Martin Pietryka2019-11-231-2/+0
| |/ / / / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This was causing a segmentation fault because there is no accompanying log_push() call so header_count.size() became -1. Signed-off-by: Martin Pietryka <martin@pietryka.at>
* | | | | | Special abc9_clock wire to contain only clock signalEddie Hung2019-11-251-12/+10
| | | | | |
* | | | | | abc9 to contain time callEddie Hung2019-11-251-1/+1
| | | | | |
* | | | | | abc9 to no longer to clock partitioning, operate on whole modules onlyEddie Hung2019-11-251-139/+32
| | | | | |
* | | | | | clkpart to analyse async flops tooEddie Hung2019-11-251-0/+8
| | | | | |
* | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dffEddie Hung2019-11-231-2/+3
|\ \ \ \ \ \ | | |_|_|/ / | |/| | | |
| * | | | | More oopsiesEddie Hung2019-11-231-2/+3
| | | | | |
* | | | | | Conditioning abc9 on POs not accurate due to cellsEddie Hung2019-11-231-15/+6
| | | | | |
* | | | | | For abc9, run clkpart before ff_map and after abc9Eddie Hung2019-11-231-0/+2
| | | | | |
* | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dffEddie Hung2019-11-231-13/+27
|\| | | | |
| * | | | | Print ".en=" only if there is an enable signalEddie Hung2019-11-231-1/+1
| | | | | |
| * | | | | Escape IdStringsEddie Hung2019-11-231-3/+2
| | | | | |
| * | | | | More sane naming of submodEddie Hung2019-11-231-2/+2
| | | | | |
| * | | | | Add -set_attr option, -unpart to take attr nameEddie Hung2019-11-231-10/+25
| | | | | |
* | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dffEddie Hung2019-11-231-18/+34
|\| | | | |
| * | | | | Do not use log_signal() for empty SigSpec to prevent "{ }"Eddie Hung2019-11-221-2/+4
| | | | | |
| * | | | | Call submod once, more meaningful submod names, ignore largest domainEddie Hung2019-11-221-18/+32
| | | | | |
* | | | | | Merge branch 'xaig_dff' of github.com:YosysHQ/yosys into xaig_dffEddie Hung2019-11-233-11/+11
|\ \ \ \ \ \
| * \ \ \ \ \ Merge pull request #1505 from YosysHQ/eddie/xaig_dff_adffEddie Hung2019-11-235-13/+53
| |\ \ \ \ \ \ | | | | | | | | | | | | | | | | xaig_dff to support async flops $_DFF_[NP][NP][01]_
| | * | | | | | Another sloppy mistake!Eddie Hung2019-11-211-1/+1
| | | | | | | |
| | * | | | | | Merge remote-tracking branch 'origin/xaig_dff' into eddie/xaig_dff_adffEddie Hung2019-11-217-13/+22
| | |\ \ \ \ \ \ | | |/ / / / / / | |/| | | | | |
| | * | | | | | async2sync -> clk2fflogicEddie Hung2019-11-211-1/+1
| | | | | | | |
* | | | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dffEddie Hung2019-11-223-1/+1
|\ \ \ \ \ \ \ \ | | |_|/ / / / / | |/| | | | | |
| * | | | | | | Move clkpart into passes/hierarchyEddie Hung2019-11-223-1/+1
| | | | | | | |
* | | | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-222-51/+39
|\ \ \ \ \ \ \ \ | | |_|_|_|_|/ / | |/| | | | | |
| * | | | | | | Remove redundant flattenEddie Hung2019-11-221-2/+0
| | | | | | | |