aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2017-02-162-3/+9
|\
| * Copy attributes to _TECHMAP_REPLACE_ cellsClifford Wolf2017-02-161-2/+8
| |
| * Fix eval implementation of $_NOR_Clifford Wolf2017-02-161-1/+1
| |
* | Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2017-02-1411-47/+240
|\|
| * Fix incorrect "incompatible re-declaration of wire" error in tasks/functionsClifford Wolf2017-02-141-2/+9
| |
| * Add warning about x/z bits left unconnected in EDIF outputClifford Wolf2017-02-141-2/+5
| |
| * Fix double-call of log_pop() in synth_greenpak4Clifford Wolf2017-02-141-2/+0
| |
| * Merge pull request #313 from azidar/bugfix-assign-wmaskClifford Wolf2017-02-143-27/+181
| |\ | | | | | | More progress on Firrtl backend.
| | * More progress on Firrtl backend.Adam Izraelevitz2017-02-133-27/+181
| |/ | | | | | | | | Chisel -> Firrtl -> Verilog -> Firrtl -> Verilog is successful for a simple rocket-chip design.
| * Do not fix port widths on any blackbox instancesClifford Wolf2017-02-131-1/+1
| |
| * Fix techmap for inout ports connected to inout portsClifford Wolf2017-02-131-2/+7
| |
| * Do not eagerly fix port widths on parameterized cellsClifford Wolf2017-02-121-0/+3
| |
| * Add "yosys -w" for suppressing warningsClifford Wolf2017-02-123-11/+34
| |
* | Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2017-02-1110-58/+273
|\|
| * Add support for verific mem initializationClifford Wolf2017-02-111-0/+38
| |
| * Fix another stupid bug in the same lineClifford Wolf2017-02-111-1/+1
| |
| * Add verific support for initialized variablesClifford Wolf2017-02-111-3/+47
| |
| * Improve handling of Verific warnings and error messagesClifford Wolf2017-02-111-4/+10
| |
| * Fix extremely stupid typoClifford Wolf2017-02-111-1/+1
| |
| * Add log_wire() APIClifford Wolf2017-02-112-0/+8
| |
| * Fixed some "used uninitialized" warnings in opt_exprClifford Wolf2017-02-111-1/+2
| |
| * Evaluate all the $(shell ...) stuff for CXXFLAGS et al only onceClifford Wolf2017-02-111-3/+3
| |
| * Merge branch 'stv0g-master'Clifford Wolf2017-02-112-21/+40
| |\
| | * Make MacOS Makefile stuff more compactClifford Wolf2017-02-111-8/+0
| | |
| | * Merge branch 'master' of https://github.com/stv0g/yosys into stv0g-masterClifford Wolf2017-02-112-21/+48
| |/|
| | * Use pkg-config for linking tcl-tkSteffen Vogel2017-02-101-3/+5
| | | | | | | | | | | | Both MacPorts and Homebrew have a pkg-config file for TCL. So lets use it.
| | * Dont mix Homebrew and MacPorts build optionsSteffen Vogel2017-02-101-2/+1
| | |
| | * Remove space after backslashSteffen Vogel2017-02-091-1/+1
| | |
| | * Applied fixes from @joshhead (thanks for your effors!)Steffen Vogel2017-02-092-5/+7
| | |
| | * Added notes for compilation on OS XSteffen Vogel2017-02-071-3/+13
| | |
| | * Fix compilation on OS X in order to support both MacPorts and HomebrewSteffen Vogel2017-02-071-13/+25
| | |
| | * Allow standard tools to be overwritten in make invocationSteffen Vogel2017-02-071-3/+3
| | |
| | * use Homebrew only if installedSteffen Vogel2017-01-311-6/+8
| | |
| * | Add optimization of (a && 1'b1) and (a || 1'b0)Clifford Wolf2017-02-111-7/+22
| | |
| * | Merge pull request #308 from C-Elegans/opt_compare_fix_prClifford Wolf2017-02-111-1/+19
| |\ \ | | | | | | | | Fix issue #306, "Bug in opt -full"
| | * | Fix issue #306, "Bug in opt -full"C-Elegans2017-02-101-1/+19
| |/ / | | | | | | | | | | | | | | | Add check for whether the high bit in the constant expression is greater than the width of the variable, and optimizes that to a constant 1 or 0
| * | Fix handling of init attributes with strange widthClifford Wolf2017-02-092-3/+9
| | |
| * | Add checker support to verilog front-endClifford Wolf2017-02-093-14/+33
| | |
| * | Add "rand" and "rand const" verific supportClifford Wolf2017-02-091-0/+41
| | |
* | | Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2017-02-0829-712/+1257
|\| |
| * | Add SV "rand" and "const rand" supportClifford Wolf2017-02-083-10/+33
| | |
| * | Add PSL parser mode to verific front-endClifford Wolf2017-02-081-2/+17
| | |
| * | Add "read_blif -wideports"Clifford Wolf2017-02-062-5/+77
| | |
| * | Fix undef propagation bug in $pmux SAT modelClifford Wolf2017-02-051-14/+4
| | |
| * | Update ABC to hg rev a2fcd1cc61a6Clifford Wolf2017-02-051-1/+1
| | |
| * | Merge pull request #304 from esden/gsed-darwinClifford Wolf2017-02-051-1/+1
| |\ \ | | | | | | | | Use gsed vs sed on Darwin.
| | * | Use -E sed parameter instead of -r.Piotr Esden-Tempski2017-02-041-1/+1
| |/ / | | | | | | | | | | | | BSD sed equivalent to -r parameter is -E and it is also supported in GNU sed thus using -E results in support on both platforms.
| * | Add assert check in "yosys-smtbmc -c"Clifford Wolf2017-02-041-7/+28
| | |
| * | Improve yosys-smtbmc cover() supportClifford Wolf2017-02-041-5/+19
| | |
| * | Partially implement cover() support in yosys-smtbmcClifford Wolf2017-02-043-4/+97
| | |
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-15 02:49:57 +0000