| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | simlib: Fix wide $bmux and avoid iverilog warnings | Jannis Harder | 2022-11-30 | 1 | -2/+2 |
| | | |||||
| * | satgen, simlib: Consistent x-propagation for `$pmux` cells | Jannis Harder | 2022-11-30 | 2 | -18/+20 |
| | | | | | | This updates satgen and simlib to use a `$pmux` model where the output is fully X when the S input is not all zero or one-hot with no x bits. | ||||
| * | opt_expr: Fix shift/shiftx optimizations | Jannis Harder | 2022-11-30 | 1 | -3/+3 |
| | | |||||
| * | opt_expr: Constant fold mux, pmux, bmux, demux, eqx, nex cells | Jannis Harder | 2022-11-29 | 1 | -0/+33 |
| | | |||||
| * | opt_expr: Optimize bitwise logic ops with one fully const input | Jannis Harder | 2022-11-29 | 1 | -0/+81 |
| | | |||||
| * | simplemap: Map `$xnor` to `$_XNOR_` cells | Jannis Harder | 2022-11-29 | 3 | -20/+5 |
| | | | | | | The previous mapping to `$_XOR_` and `$_NOT_` predates the addition of the `$_XNOR_` cell. | ||||
| * | Bump version | github-actions[bot] | 2022-11-29 | 1 | -1/+1 |
| | | |||||
| * | Merge pull request #3565 from jix/sat-def-formal | Jannis Harder | 2022-11-28 | 3 | -10/+46 |
| |\ | | | | | sat: Add -set-def-formal option to force defined $any* outputs | ||||
| | * | sat: Add -set-def-formal option to force defined $any* outputs | Jannis Harder | 2022-11-28 | 3 | -10/+46 |
| |/ | |||||
| * | Bump version | github-actions[bot] | 2022-11-26 | 1 | -1/+1 |
| | | |||||
| * | Merge pull request #3561 from YosysHQ/tcl_shell | Miodrag Milanović | 2022-11-25 | 2 | -8/+34 |
| |\ | | | | | Add TCL interactive shell mode | ||||
| | * | Add TCL interactive shell mode | Miodrag Milanovic | 2022-11-25 | 2 | -8/+34 |
| | | | |||||
| * | | Merge pull request #3560 from YosysHQ/verific_conf | Miodrag Milanović | 2022-11-25 | 3 | -8/+43 |
| |\ \ | |/ |/| | Support importing verilog configurations using Verific | ||||
| | * | update documentation | Miodrag Milanovic | 2022-11-25 | 1 | -3/+3 |
| | | | |||||
| | * | Support importing verilog configurations using Verific | Miodrag Milanovic | 2022-11-25 | 3 | -5/+40 |
| | | | |||||
| * | | Bump version | github-actions[bot] | 2022-11-25 | 1 | -1/+1 |
| | | | |||||
| * | | Remove docs dependency on yosys repo (#3558) | KrystalDelusion | 2022-11-24 | 39 | -18/+905 |
| |/ | | | | | | | | | | | * Copies guidelines files into docs/ for website * Copying manual/CHAPTER_Prog for new docs * Copying manual/APPNOTE_011... for new docs Also adding faketime to list of packages for website build. Co-authored-by: KrystalDelusion <krystinedawn@yosyshq.com> | ||||
| * | Merge pull request #3552 from daglem/fix-sv-c-array-dimensions | Jannis Harder | 2022-11-23 | 1 | -3/+3 |
| |\ | | | | | Correct interpretation of SystemVerilog C-style array dimensions | ||||
| | * | Correct interpretation of SystemVerilog C-style array dimensions | Dag Lem | 2022-11-13 | 1 | -3/+3 |
| | | | | | | | | | IEEE Std 1800™-2017 7.4.2 specifies that [size] is the same as [0:size-1]. | ||||
| * | | Bump version | github-actions[bot] | 2022-11-22 | 1 | -1/+1 |
| | | | |||||
| * | | Merge branch 'zachjs-master' | Jannis Harder | 2022-11-21 | 3 | -0/+52 |
| |\ \ | |||||
| | * | | verilog: Support module-scoped task/function calls | Zachary Snow | 2022-10-29 | 3 | -0/+52 |
| | | | | | | | | | | | | | | | | | | | | | | | | | This is primarily intended to enable the standard-permitted use of module-scoped identifiers to refer to tasks and non-constant functions. As a side-effect, this also adds support for the non-standard use of module-scoped identifiers referring to constant functions, a feature that is supported in some other tools, including Iverilog. | ||||
| * | | | mention prerequisites in fsm_detect and fsm help | N. Engelhardt | 2022-11-21 | 2 | -0/+18 |
| | | | | |||||
| * | | | Bump version | github-actions[bot] | 2022-11-18 | 1 | -1/+1 |
| | | | | |||||
| * | | | fabulous: Allow adding extra custom prims and map rules | gatecat | 2022-11-17 | 4 | -0/+53 |
| | | | | | | | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
| * | | | fabulous: improvements to the pass | gatecat | 2022-11-17 | 13 | -139/+340 |
| | | | | | | | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
| * | | | fabulous: Unify and update primitives | gatecat | 2022-11-17 | 3 | -852/+356 |
| | | | | | | | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
| * | | | Introduce RegFile mappings | TaoBi22 | 2022-11-17 | 4 | -2/+95 |
| | | | | |||||
| * | | | Replace synth call with components, reintroduce flags and correct vpr flag ↵ | TaoBi22 | 2022-11-17 | 1 | -4/+76 |
| | | | | | | | | | | | | | implementation | ||||
| * | | | Reorder operations to load in primitive library before hierarchy pass | TaoBi22 | 2022-11-17 | 1 | -5/+6 |
| | | | | |||||
| * | | | Add plib flag to specify custom primitive library path | TaoBi22 | 2022-11-17 | 1 | -2/+14 |
| | | | | |||||
| * | | | Remove flattening from FABulous pass | TaoBi22 | 2022-11-17 | 1 | -11/+2 |
| | | | | |||||
| * | | | Remove ALL currently unused flags (some to be reintroduced later and passed ↵ | TaoBi22 | 2022-11-17 | 1 | -82/+3 |
| | | | | | | | | | | | | | through to synth) | ||||
| * | | | Add synth_fabulous ScriptPass | TaoBi22 | 2022-11-17 | 8 | -0/+1282 |
| | | | | |||||
| * | | | Bump version | github-actions[bot] | 2022-11-17 | 1 | -1/+1 |
| | | | | |||||
| * | | | Slowing down clock to have same metadata | Miodrag Milanovic | 2022-11-16 | 1 | -2/+2 |
| | | | | |||||
| * | | | Bump version | github-actions[bot] | 2022-11-16 | 1 | -1/+1 |
| | | | | |||||
| * | | | faketime to make PDFs unique | Miodrag Milanovic | 2022-11-15 | 1 | -2/+2 |
| | | | | |||||
| * | | | Rst docs conversion (#3496) | KrystalDelusion | 2022-11-15 | 57 | -2/+7792 |
| | | | | | | | | | | Rst docs conversion | ||||
| * | | | Merge pull request #3547 from YosysHQ/update_abc | Miodrag Milanović | 2022-11-14 | 1 | -1/+1 |
| |\ \ \ | |_|/ |/| | | Update ABC | ||||
| | * | | Update ABC | Miodrag Milanovic | 2022-11-09 | 1 | -1/+1 |
| | | | | |||||
| * | | | Bump version | github-actions[bot] | 2022-11-10 | 1 | -1/+1 |
| | | | | |||||
| * | | | Add missing memory width assert preventing division by zero (#3546) | Emil J | 2022-11-09 | 1 | -0/+1 |
| |/ / | |||||
| * | | Bump version | github-actions[bot] | 2022-11-09 | 1 | -1/+1 |
| | | | |||||
| * | | Next dev cycle | Miodrag Milanovic | 2022-11-08 | 2 | -2/+5 |
| | | | |||||
| * | | Release version 0.23 | Miodrag Milanovic | 2022-11-08 | 2 | -3/+3 |
| | | | |||||
| * | | Update manual | Miodrag Milanovic | 2022-11-08 | 1 | -0/+47 |
| | | | |||||
| * | | Bump version | github-actions[bot] | 2022-11-08 | 1 | -1/+1 |
| | | | |||||
| * | | Merge pull request #3544 from jix/cosim-ffinit | Jannis Harder | 2022-11-07 | 1 | -12/+11 |
| |\ \ | | | | | | | sim: Run a comb-only update step to set past values during FST cosim | ||||
| | * | | sim: Run a comb-only update step to set past values during FST cosim | Jannis Harder | 2022-11-07 | 1 | -12/+11 |
| |/ / | | | | | | | | | | | | | | | The previous approach only initialized past_d and past_ad while for FST cosim we also need to initialize the other past values like past_clk, etc. Also to properly initialize them, we need to run a combinational update step in case any of the wires feeding into the FF are private or otherwise not part of the FST. | ||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |