| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | * | | | | Addings tests for #1836 and #3205 | KrystalDelusion | 2023-02-21 | 3 | -0/+120 | |
| |/ / / / | ||||||
| * | | | | Bump version | github-actions[bot] | 2023-02-18 | 1 | -1/+1 | |
| | | | | | ||||||
| * | | | | Merge pull request #3681 from keszocze/keszocze-patch-dsp48e1-init-dreg | N. Engelhardt | 2023-02-17 | 1 | -1/+1 | |
| |\ \ \ \ | ||||||
| | * | | | | Check DREG attribute | Oliver Keszöcze | 2023-02-17 | 1 | -1/+1 | |
| |/ / / / | | | | | | | | | The DSP48E1 implementation checked the wrong attribute (i.e. CREG) to initialize the D input register. This PR fixes 3680 | |||||
| * | | | | Bump version | github-actions[bot] | 2023-02-17 | 1 | -1/+1 | |
| | | | | | ||||||
| * | | | | fabulous: Add CLK to BRAM interface primitives | gatecat | 2023-02-16 | 1 | -3/+3 | |
| | | | | | | | | | | | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me> | |||||
| * | | | | Bump version | github-actions[bot] | 2023-02-16 | 1 | -1/+1 | |
| | |_|/ |/| | | ||||||
| * | | | Merge pull request #3672 from jix/yw-cosim-hierarchy-fixes | Jannis Harder | 2023-02-15 | 1 | -1/+25 | |
| |\ \ \ | | | | | | | | | sim: For yw cosim, drive parent module's signals for input ports | |||||
| | * | | | sim: For yw cosim, drive parent module's signals for input ports | Jannis Harder | 2023-02-13 | 1 | -1/+25 | |
| | | | | | ||||||
| * | | | | Merge pull request #3675 from daglem/struct-item-queries | Jannis Harder | 2023-02-15 | 2 | -12/+161 | |
| |\ \ \ \ | | | | | | | | | | | Support for data and array queries on struct/union item expressions | |||||
| | * | | | | Corrected tests for data and array queries on struct/union item expressions | Dag Lem | 2023-02-15 | 1 | -80/+85 | |
| | | | | | | ||||||
| | * | | | | Support for data and array queries on struct/union item expressions | Dag Lem | 2023-02-15 | 2 | -12/+156 | |
| | | | | | | | | | | | | | | | | | | | | | For now, $bits, $left, $right, $low, $high, and $size are supported. | |||||
| * | | | | | Merge pull request #3671 from zachjs/master | Jannis Harder | 2023-02-15 | 2 | -0/+16 | |
| |\ \ \ \ \ | |/ / / / |/| | | | | Add test for typenames using constants shadowed later on | |||||
| | * | | | | Add test for typenames using constants shadowed later on | Zachary Snow | 2023-02-12 | 2 | -0/+16 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | This possible edge case came up while reviewing #3555. It is currently handled correctly, but there is no clear test coverage. | |||||
| * | | | | | Merge pull request #3661 from daglem/struct-array-range-offset | Jannis Harder | 2023-02-15 | 2 | -22/+51 | |
| |\ \ \ \ \ | | | | | | | | | | | | | Handle range offsets in packed arrays within packed structs | |||||
| | * | | | | | Handle range offsets in packed arrays within packed structs | Dag Lem | 2023-02-05 | 2 | -22/+51 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This brings the metadata for packed arrays in packed structs in line with the metadata for unpacked arrays, and correctly handles the case when both lsb and msb in an address range are non-zero. | |||||
| * | | | | | | Bump version | github-actions[bot] | 2023-02-15 | 1 | -1/+1 | |
| | | | | | | | ||||||
| * | | | | | | Merge pull request #2995 from georgerennie/cover_precond | Jannis Harder | 2023-02-14 | 2 | -0/+44 | |
| |\ \ \ \ \ \ | | | | | | | | | | | | | | | chformal: Add -coverenable option | |||||
| | * | | | | | | chformal: Note about using -coverenable with the Verific frontend | Jannis Harder | 2023-02-14 | 1 | -0/+5 | |
| | | | | | | | | ||||||
| | * | | | | | | chformal: Rename -coverprecond to -coverenable | George Rennie | 2022-06-18 | 2 | -7/+7 | |
| | | | | | | | | ||||||
| | * | | | | | | chformal: Test -coverprecond and reuse the src attribute | Jannis Harder | 2022-06-18 | 2 | -2/+27 | |
| | | | | | | | | ||||||
| | * | | | | | | chformal: Add -coverprecond option | George Rennie | 2022-06-18 | 1 | -0/+14 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This inserts $cover cells to cover the enable signal (precondition) for the selected formal cells. | |||||
| * | | | | | | | Merge pull request #3126 from georgerennie/equiv_make_assertions | Jannis Harder | 2023-02-14 | 2 | -27/+97 | |
| |\ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | equiv_make: Add -make_assert option | |||||
| | * | | | | | | | equiv_make: Add -make_assert option | George Rennie | 2022-06-24 | 2 | -27/+97 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This adds a -make_assert flag to equiv_make. When used, the pass generates $eqx and $assert cells to encode equivalence instead of $equiv. | |||||
| * | | | | | | | | gatemate: Update CC_PLL parameters | Patrick Urban | 2023-02-14 | 1 | -0/+3 | |
| | | | | | | | | | ||||||
| * | | | | | | | | gatemate: Add CC_USR_RSTN primitive | Patrick Urban | 2023-02-14 | 1 | -0/+6 | |
| | | | | | | | | | ||||||
| * | | | | | | | | gatemate: Ensure compatibility of LVDS ports with VHDL | Patrick Urban | 2023-02-14 | 1 | -12/+12 | |
| | | | | | | | | | ||||||
| * | | | | | | | | Bump version | github-actions[bot] | 2023-02-14 | 1 | -1/+1 | |
| | | | | | | | | | ||||||
| * | | | | | | | | Merge pull request #3669 from jix/fix-xprop-tests-yosys-call | Jannis Harder | 2023-02-13 | 3 | -52/+60 | |
| |\ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | tests: Fix path of yosys invocation in xprop tests | |||||
| | * | | | | | | | | xprop tests: Make iverilog invocation more portable | Jannis Harder | 2023-02-13 | 1 | -3/+3 | |
| | | | | | | | | | | ||||||
| | * | | | | | | | | xprop: Test fixes and abort on test failure | Jannis Harder | 2023-02-13 | 2 | -3/+3 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Use `$finish(0)` to silently exit even when using recent iverlog versions. Run `write_verilog -noexpr` before `write_verilog` as the latter can modify the design. This also enables checking the tests results, as xprop should be in a state where the existing tests pass. | |||||
| | * | | | | | | | | xprop: Smaller subset of tests to run by default | Jannis Harder | 2023-02-13 | 1 | -44/+53 | |
| | | | | | | | | | | ||||||
| | * | | | | | | | | verilog_backend: Do not run bwmuxmap even if in expr mode | Jannis Harder | 2023-02-13 | 1 | -1/+0 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | While bwmuxmap generates equivalent logic, it doesn't propagate x bits in the same way, which can be relevant when writing verilog. | |||||
| | * | | | | | | | | tests: Fix path of yosys invocation in xprop tests | Jannis Harder | 2023-02-10 | 1 | -1/+1 | |
| | | |_|_|_|/ / / | |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | For now xprop test failures are still expected and ignored, but without this change, they did not even run unless the yosys build was in path. | |||||
| * | | | | | | | | Bump version | github-actions[bot] | 2023-02-13 | 1 | -1/+1 | |
| | | | | | | | | | ||||||
| * | | | | | | | | Resolve package types in interfaces (#3658) | Dag Lem | 2023-02-12 | 4 | -3/+34 | |
| | |_|_|_|/ / / |/| | | | | | | | | | | | | | | | | | | | | * Resolve package types in interfaces * Added test for resolving of package types in interfaces | |||||
| * | | | | | | | Bump version | github-actions[bot] | 2023-02-11 | 1 | -1/+1 | |
| |/ / / / / / | ||||||
| * | | | | | | Merge pull request #3667 from jix/xprop-test-make-fix | Jannis Harder | 2023-02-10 | 1 | -1/+1 | |
| |\ \ \ \ \ \ | | | | | | | | | | | | | | | tests: in xprop tests, use MAKE variable if set | |||||
| | * | | | | | | tests: in xprop tests, use MAKE variable if set | Jannis Harder | 2023-02-10 | 1 | -1/+1 | |
| | | | | | | | | ||||||
| * | | | | | | | Bump version | github-actions[bot] | 2023-02-09 | 1 | -1/+1 | |
| | | | | | | | | ||||||
| * | | | | | | | Next dev cycle | Miodrag Milanovic | 2023-02-08 | 2 | -2/+5 | |
| | | | | | | | | ||||||
| * | | | | | | | Release version 0.26 | Miodrag Milanovic | 2023-02-08 | 2 | -4/+4 | |
| | | | | | | | | ||||||
| * | | | | | | | Merge pull request #3662 from YosysHQ/micko/wide_case_select_box | Jannis Harder | 2023-02-08 | 2 | -4/+82 | |
| |\ \ \ \ \ \ \ | |/ / / / / / |/| | | | | | | Add Verific import support for OPER_WIDE_CASE_SELECT_BOX | |||||
| | * | | | | | | For case select values use Sa instead of Sx and Sz | Miodrag Milanovic | 2023-02-08 | 2 | -5/+42 | |
| | | | | | | | | ||||||
| | * | | | | | | Add verific import support for OPER_WIDE_CASE_SELECT_BOX | Miodrag Milanovic | 2023-02-06 | 1 | -0/+41 | |
| | | | | | | | | ||||||
| * | | | | | | | Updated changelog | Miodrag Milanovic | 2023-02-08 | 2 | -0/+21 | |
| | | | | | | | | ||||||
| * | | | | | | | Merge pull request #3625 from povik/show_cleanup | N. Engelhardt | 2023-02-06 | 1 | -56/+82 | |
| |\ \ \ \ \ \ \ | ||||||
| | * | | | | | | | passes: show: s/pos/bitpos/ for readability | Martin Povišer | 2023-01-13 | 1 | -4/+5 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Martin Povišer <povik@cutebit.org> | |||||
| | * | | | | | | | passes: show: Reuse string parts in generation of portboxes | Martin Povišer | 2023-01-13 | 1 | -2/+5 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Martin Povišer <povik@cutebit.org> | |||||
| | * | | | | | | | passes: show: Touch chunk iteration in gen_portbox | Martin Povišer | 2023-01-13 | 1 | -8/+11 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Martin Povišer <povik@cutebit.org> | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |