aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
| * | | | | | | | | | | | | | | | | write_verilog: do not print (*init*) attributes on regs.whitequark2019-09-221-4/+5
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | If an init value is emitted for a reg, an (*init*) attribute is never necessary, since it is exactly equivalent. On the other hand, some tools that consume Verilog (ISE, Vivado, Quartus) complain about (*init*) attributes because their interpretation differs from Yosys. All (*init*) attributes that would not become reg init values anyway are emitted as before.
* | | | | | | | | | | | | | | | | | Improve naming scheme for (VHDL) modules imported from VerificClifford Wolf2019-10-241-3/+26
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | | | | | | | | | | | | | | Merge pull request #1455 from YosysHQ/dave/ultrascaleplusDavid Shah2019-10-249-417/+1153
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Add BRAM and URAM mapping for UltraScale[+]
| * | | | | | | | | | | | | | | | | | xilinx: Add URAM288 mapping for xcupDavid Shah2019-10-235-2/+92
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | | | | | | | | | | | | | | | | xilinx: Add support for UltraScale[+] BRAM mappingDavid Shah2019-10-237-416/+1062
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | | | | | | | | | | | | | | | | | Add "verific -L"Clifford Wolf2019-10-241-1/+12
|/ / / / / / / / / / / / / / / / / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | | | | | | | | | | | | | | Bugfix in smtio vcd handling of $-identifiersClifford Wolf2019-10-231-6/+9
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | | | | | | | | | | | | | | xilinx: Support multiplier mapping for all families.Marcin Kościelnicki2019-10-229-9/+269
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This supports several older families that are not yet supported for actual logic synthesis — the intention is to add them soon.
* | | | | | | | | | | | | | | | | | Merge pull request #1452 from nakengelhardt/fix_dsp_mem_regClifford Wolf2019-10-222-0/+2
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | |_|_|_|_|_|_|_|_|/ / / / / / / / / |/| | | | | | | | | | | | | | | | | Call memory_dff before DSP mapping to reserve registers (fixes #1447)
| * | | | | | | | | | | | | | | | | Call memory_dff before DSP mapping to reserve registers (fixes #1447)N. Engelhardt2019-10-172-0/+2
| | | | | | | | | | | | | | | | | |
* | | | | | | | | | | | | | | | | | Add "verilog_defines -list" and "verilog_defines -reset"Clifford Wolf2019-10-211-0/+16
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | | | | | | | | | | | | | | Fix handling of "restrict" in Verific front-endClifford Wolf2019-10-211-1/+1
| |_|_|_|_|_|_|_|/ / / / / / / / / |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | | | | | | | | | | | | | ecp5: Pass -nomfs to abc9David Shah2019-10-201-2/+2
| |_|/ / / / / / / / / / / / / / |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Fixes #1459 Signed-off-by: David Shah <dave@ds0.me>
* | | | | | | | | | | | | | | | Merge pull request #1457 from xobs/python-binary-nameMiodrag Milanović2019-10-196-9/+9
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Makefile: don't assume python is called `python3`
| * | | | | | | | | | | | | | | | Makefile: don't assume python is called `python3`Sean Cross2019-10-196-9/+9
|/ / / / / / / / / / / / / / / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | On some architectures, notably on Windows, the official name for the Python binary from python.org is `python`. The build system assumes that python is called `python3`, which breaks under this architecture. There is already infrastructure in place to determine the name of the Python binary when building PYOSYS. Since Python is now always required to build Yosys, enable this check universally which sets the `PYTHON_EXECUTABLE` variable. Then, reuse this variable in other Makefiles as necessary, rather than hardcoding `python3` everywhere. Signed-off-by: Sean Cross <sean@xobs.io>
* | | | | | | | | | | | | | | | Merge pull request #1454 from YosysHQ/mmicko/common_testsMiodrag Milanović2019-10-18166-1763/+455
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Share common tests
| * | | | | | | | | | | | | | | | fixed errorMiodrag Milanovic2019-10-181-1/+1
| | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | Unify verilog styleMiodrag Milanovic2019-10-1811-191/+157
| | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | Common memory test now sharedMiodrag Milanovic2019-10-1810-89/+5
| | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | Remove not needed testsMiodrag Milanovic2019-10-184-52/+0
| | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | Share common testsMiodrag Milanovic2019-10-18103-1316/+178
| | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | fix yosys pathMiodrag Milanovic2019-10-181-2/+2
| | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | Fix path to yosysMiodrag Milanovic2019-10-185-5/+5
| | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | Moved all tests in arch sub directoryMiodrag Milanovic2019-10-18151-5/+5
|/ / / / / / / / / / / / / / / /
* | | | | | | | | | | | | | | | Add async2syncMiodrag Milanovic2019-10-182-8/+8
| | | | | | | | | | | | | | | |
* | | | | | | | | | | | | | | | Merge pull request #1435 from YosysHQ/mmicko/efinixMiodrag Milanović2019-10-1827-1/+572
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Add tests for Efinix architecture (contd)
| * \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Merge branch 'master' into mmicko/efinixMiodrag Milanović2019-10-18156-896/+3156
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | |/ / / / / / / / / / / / / / / / |/| | | | | | | | | | | | | | | |
* | | | | | | | | | | | | | | | | Merge pull request #1434 from YosysHQ/mmicko/anlogicMiodrag Milanović2019-10-1821-0/+430
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Add tests for Anlogic architecture (contd)
| * \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Merge branch 'master' into mmicko/anlogicMiodrag Milanović2019-10-18136-896/+2726
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | |/ / / / / / / / / / / / / / / / / |/| | | | | | | | | | | | | | | | |
* | | | | | | | | | | | | | | | | | Merge pull request #1421 from YosysHQ/eddie/pr1352Miodrag Milanović2019-10-1833-0/+669
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Add tests for ECP5 architecture (contd)
| * \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Merge branch 'master' into eddie/pr1352Miodrag Milanović2019-10-18119-987/+2470
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | |/ / / / / / / / / / / / / / / / / / |/| | | | | | | | | | | | | | | | | |
* | | | | | | | | | | | | | | | | | | Merge pull request #1420 from YosysHQ/eddie/pr1363Miodrag Milanović2019-10-1829-47/+544
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | |_|_|_|/ / / / / / / / / / / / / / / |/| | | | | | | | | | | | | | | | | | Add tests for Xilinx architecture (contd)
| * | | | | | | | | | | | | | | | | | hierarchy - proc reorderMiodrag Milanovic2019-10-1810-17/+21
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | Make equivalence work with latest masterMiodrag Milanovic2019-10-173-8/+8
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | remove not needed top moduleMiodrag Milanovic2019-10-172-20/+2
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | remove not needed top moduleMiodrag Milanovic2019-10-172-17/+2
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | split muxes synth per typeMiodrag Milanovic2019-10-172-39/+39
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | Test dffs separetelyMiodrag Milanovic2019-10-172-26/+19
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | Split latches into separete testsMiodrag Milanovic2019-10-172-42/+27
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | Fix formattingMiodrag Milanovic2019-10-171-1/+8
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | Clean verilog code from not used define blockMiodrag Milanovic2019-10-172-12/+0
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | Removed alu and div_mod test as agreed, ignore generated filesMiodrag Milanovic2019-10-175-70/+1
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | Test per flip-flop typeMiodrag Milanovic2019-10-172-47/+37
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | Add -assertEddie Hung2019-10-171-1/+1
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | Use built-in async2sync call as per #1417Eddie Hung2019-10-171-4/+0
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | Update mul test to DSP48E1Eddie Hung2019-10-171-9/+2
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | Update area for div_modEddie Hung2019-10-171-6/+6
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | Add comment for lack of tristate logic pointing to #1225Eddie Hung2019-10-171-1/+1
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | Move $x to end as 7f0eec8Eddie Hung2019-10-171-1/+1
| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | adffs test update (equiv_opt -multiclock)SergeyDegtyar2019-10-171-5/+6
| | | | | | | | | | | | | | | | | | |
generated by cgit v1.2.3 (git 2.25.1) at 2025-07-22 15:50:23 +0000